datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

DP83820BVUW-AB View Datasheet(PDF) - National ->Texas Instruments

Part NameDP83820BVUW-AB National-Semiconductor
National ->Texas Instruments National-Semiconductor
Description10/100/1000 Mb/s PCI Ethernet Network Interface Controller
DP83820BVUW-AB Datasheet PDF : 87 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
4.0 Register Set (Continued)
26
RXDESC3 Rx Descriptor for Priority
Queue 3
25
RXDESC2 Rx Descriptor for Priority
Queue 2
24
RXDESC1 Rx Descriptor for Priority
Queue 1
23
RXDESC0 Rx Descriptor for Priority
Queue 0
22
TXRCMP Transmit Reset Complete
21
RXRCMP Receive Reset Complete
20
DPERR Detected Parity Error
19
SSERR Signaled System Error
18
RMABT Received Master Abort
17
RTABT Received Target Abort
16
RXSOVR Rx Status FIFO Overrun
15
HIBINT High Bits Interrupt Set
14
PHY
Phy interrupt
13
PME
Power Management Event
12
SWI
Software Interrupt
11
MIB
MIB Service
10
TXURN Tx Underrun
9
TXIDLE Tx Idle
8
TXERR Tx Packet Error
7
TXDESC Tx Descriptor
6
TXOK Tx Packet OK
5
RXORN Rx Overrun
4
RXIDLE Rx Idle
3
RXEARLY Rx Early Threshold
2
RXERR Rx Packet Error
1
RXDESC Rx Descriptor
0
RXOK Rx OK
This event is signaled after a receive descriptor with the INTR bit set in the
CMDSTS field has been updated.
This event is signaled after a receive descriptor with the INTR bit set in the
CMDSTS field has been updated.
This event is signaled after a receive descriptor with the INTR bit set in the
CMDSTS field has been updated.
This event is signaled after a receive descriptor with the INTR bit set in the
CMDSTS field has been updated.
Indicates that a requested transmit reset operation is complete.
Indicates that a requested receive reset operation is complete.
This bit is set whenever CFGCS:DPERR is set, but cleared (like all other
ISR bits) when the ISR register is read.
The DP83820 signaled a system error on the PCI bus.
The DP83820 received a master abort generated as a result of target not
responding.
The DP83820 received a target abort on the PCI bus.
Set when an overrun condition occurs on the Rx Status FIFO.
A logical OR of bits 22-16
Set to 1 when interrupt is generated due to change in phy status.
Set when WOL conditioned detected
Set whenever the SWI bit in the CR register is set.
Set when one of the enabled management statistics has reached its
interrupt threshold.
Set when a transmit data FIFO underrun condition occurs.
This event is signaled when the transmit state machine enters the idle state
from a non-idle state. This will happen whenever the state machine
encounters an "end-of-list" condition (NULL link field or a descriptor with
OWN clear).
This event is signaled after the last transmit descriptor in a failed
transmission attempt has been updated with valid status.
This event is signaled after a transmit descriptor with the INTR bit set in the
CMDSTS field has been updated. If priority queueing is enabled, this bit will
be set when any of the TXDESC0-3 bits are set.
This event is signaled after the last transmit descriptor in a successful
transmission attempt has been updated with valid status
Set when a receive data FIFO overrun condition occurs.
This event is signaled when the receive state machine enters the idle state
from a running state. This will happen whenever the state machine
encounters an "end-of-list" condition (NULL link field or a descriptor with
OWN set).
Indicates that the initial Rx Drain Threshold has been met by the incoming
packet, and the transfer of the number of bytes specified by the DRTH field
in the RXCFG register has been completed by the receive DMA engine.
This interrupt condition will occur only once per packet.
This event is signaled after the last receive descriptor in a failed packet
reception has been updated with valid status.
This event is signaled after a receive descriptor with the INTR bit set in the
CMDSTS field has been updated. If priority queueing is enabled, this bit will
be set when any of the RXDESC0-3 bits are set.
Set by the receive state machine following the update of the last receive
descriptor in a good packet.
46
www.national.com
Direct download click here
 

General Description
DP83820 is a single-chip 10/100/1000 Mb/s Ethernet Controller for the PCI bus. It is targeted at high
performance adapter cards and mother boards. The DP83820 fully implements the V2.2 66 MHz, 64-bit PCI bus interface for host communications with power management support. Packet descriptors and data are transferred via bus-mastering, reducing the burden on the host CPU. The DP83820 can support full duplex 10/100/1000 Mb/s transmission and reception.

Features
— IEEE 802.3 Compliant, 66/33 Mhz, 64/32-bit PCI V2.2 MAC/BIU supports data rates from 1 Mb/s to 1000 Mb/s. This allows support for traditional 10 Mb/s Ethernet, 100 Mb/s Fast Ethernet, as well as 1000 Mb/s Gigabit Ethernet.
— Flexible, programmable Bus master - burst sizes of up to 256 dwords (1024 bytes)
— BIU compliant with PC 97 and PC 98 Hardware Design Guides, PC 99 Hardware Design Guide draft, ACPI v1.0, PCI Power Management Specification v1, OnNow Device Class Power Management Reference Specification - Network Device Class v1.0a
— Wake on LAN (WOL) support compliant with PC98, PC99, and OnNow, including directed packets, Magic Packet with SecureOn, ARP packets, pattern match packets, and Phy status change
— GMII/MII provides IEEE 802.3 standard interface to support 10/100/1000 Mb/s physical layer devices
— Ten-Bit Interface (TBI) for support of 1000BASE-X
— Virtual LAN (VLAN) and long frame support. VLAN tag insertion support for transmit packets. VLAN tag detection and removal for receive packets
— 802.3x Full duplex flow control, including automatic transmission of Pause frames based on Rx FIFO thresholds
— IPv.4 checksum task off-loading. Supports checksum generation and verification of IP, TCP, and UDP headers
— 802.1D and 802.1Q priority queueing support. Supports multiple priority queues in both transmit and receive directions.
— Extremely flexible Rx packet filtration including: single address perfect filter with MSb masking, broadcast, 2,048 entry multicast/unicast hash table, deep packet pattern matching for up to 4 unique patterns.
— Statistics gathered for support of RFC 1213 (MIB II), RFC 1398 (Ether-like MIB), IEEE 802.3 LME, reducing CPU overhead for management.
— Internal 8 KB Transmit and 32 KB Receive data FIFOs
— Supports Jumbo packets
— Serial EEPROM port with auto-load of configuration data from EEPROM at power-on
— Flash/PROM interface for remote boot support
— Full Duplex support for 10/100/1000 Mb/s data rates
— 208-pin PQFP package
— Low power CMOS design
— 3.3V powered I/Os with 5V tolerant inputs
— JTAG Boundary Scan supported

Share Link : National-Semiconductor
@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]