datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADC0800 View Datasheet(PDF) - National ->Texas Instruments

Part NameDescriptionManufacturer
ADC0800 8-Bit A/D converter National-Semiconductor
National ->Texas Instruments National-Semiconductor
ADC0800 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
Timing Diagram
Data is complementary binary (full scale is all ‘‘0’s’’ output)
TL H 5670 – 2
Application Hints
The ADC0800 contains a network with 256-300X resistors
in series Analog switch taps are made at the junction of
each resistor and at each end of the network In operation
a reference (10 00V) is applied across this network of 256
resistors An analog input (VIN) is first compared to the cen-
ter point of the ladder via the appropriate switch If VIN is
larger than VREF 2 the internal logic changes the switch
points and now compares VIN and VREF This process
known as successive approximation continues until the
best match of VIN and VREF N is made N now defines a
specific tap on the resistor network When the conversion is
complete the logic loads a binary word corresponding to
this tap into the output latch and an end of conversion
(EOC) logic level appears The output latches hold this data
valid until a new conversion is completed and new data is
loaded into the latches The data transfer occurs in about
200 ns so that valid data is present virtually all the time in
the latches The data outputs are activated when the Output
Enable is high and in TRI-STATE when Output Enable is
low The Enable Delay time is approximately 200 ns Each
conversion requires 40 clock periods The device may be
operated in the free running mode by connecting the Start
Conversion line to the End of Conversion line However to
ensure start-up under all possible conditions an external
Start Conversion pulse is required during power up condi-
The reference applied across the 256 resistor network de-
termines the analog input range VREFe10 00V with the top
of the R-network connected to 5V and the bottom connect-
ed to b5V gives a g5V range The reference can be level
shifted between VSS and VGG However the voltage ap-
plied to the top of the R-network (pin 15) must not exceed
VSS to prevent forward biasing the on-chip parasitic silicon
diodes that exist between the P-diffused resistors (pin 15)
and the N-type body (pin 10 VSS) Use of a standard logic
power supply for VSS can cause problems both due to initial
voltage tolerance and changes over temperature A solution
is to power the VSS line (15 mA max drain) from the output
of the op amp that is used to bias the top of the
R-network (pin 15) The analog input voltage and the volt-
age that is applied to the bottom of the R-network (pin 5)
must be at least 7V above the bVGG supply voltage to
ensure adequate voltage drive to the analog switches
Other reference voltages may be used (such as 10 24V) If a
5V reference is used the analog range will be 5V and accu-
racy will be reduced by a factor of 2 Thus for maximum
accuracy it is desirable to operate with at least a 10V refer-
ence For TTL logic levels this requires 5V and b5V for the
R-network CMOS can operate at the 10 VDC VSS level and
a single 10 VDC reference can be used All digital voltage
levels for both inputs and outputs will be from ground to
The lead to the analog input (pin 12) should be kept as short
as possible Both noise and digital clock coupling to this
input can cause conversion errors To minimize any input
errors the following source resistance considerations
should be noted
For RSs5k
No analog input bypass capacitor re-
quired although a 0 1 mF input bypass
capacitor will prevent pickup due to un-
avoidable series lead inductance
For 5kkRSs20k A 0 1 mF capacitor from the input (pin
12) to ground should be used
For RSl20k
Input buffering is necessary
If the overall converter system requires lowpass filtering of
the analog input signal use a 20 kX or less series resistor
for a passive RC section or add an op amp RC active low-
pass filter (with its inherent low output resistance) to ensure
accurate conversions
The clock lead should be kept away from the analog input
line to reduce coupling
The logical ‘‘1’’ input voltage swing for the Clock Start Con-
version and Output Enable should be (VSSb1 0V)
Direct download click here


Share Link : 

All Rights Reserved © 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]