datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CXD2303AQ View Datasheet(PDF) - Sony Semiconductor

Part Name
Description
View to exact match
CXD2303AQ Datasheet PDF : 38 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CXD2303AQ
Cross talk measurement circuit
SG
sine wave AMP
SG
CXD2303AQ
AIN
BIN, CIN
CLK
An
8
Bn
FFT
8
Cn
8
Note : This diagram shows the case where the channel A is measured.
The same as for measuring the channels B and C.
Description of Operation
1. Output Format
The CXD2303AQ can select six different types of output formats through a combination of the CTL0, CTL1
and CTL2 inputs as shown in the table below. Output is synchronized to the SY input signal transition from
Low to High.
Table 1. Setting values and output formats
Setting
CTL2 CTL1 CTL0
L
L
L
L
L
H
L
H
L
L
H
H
H
L
L
H
L
H
H
H
L
H
H
H
Mode
Output
Format
0 4:4:4
1 4 : 2 : 2 (8 fs)
2 4 : 2 : 2 (D2)
3 4 : 2 : 2 (Special)
4 4:1:1
5 4 : 1 : 1 (Special)
6 Simple boundary scan 1
7 Simple boundary scan 2
Note that when the SY input is open or Low level, the output format is mode #0 (4 : 4 : 4).
However, when the SY input signal temporarily goes to Low level for the mode switching, the mode
changes as shown in Timing Chart II. When digital data is being output in the mode n output format, if the
SY input signal changes from High level to Low level, the digital data continues to be output in the mode n
output format for the following two clocks. The output format for the digital data output from the third to fifth
clocks is not established, so its use is prohibited. If the SY input signal remains Low level, the digital data
is output in the mode #0 output format from the sixth clock. After the SY input signal changes from Low
level to High level, the digital data is output in the mode m output format from the sixth clock. At this time,
the data output at the sixth clock is the data A/D converted from the analog input signal that was sampled
at the falling edge of the clock input signal immediately after the SY input signal changes from Low level to
High level.
The output format control input signals CTL2, CTL1 and CTL0 are fetched only in sync with the rising edge
of the clock input signal after the SY input signal has risen.
13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]