datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

5962-8688701CA View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
5962-8688701CA Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
a
Dual, Low Noise, Low Offset
Instrumentation Operational Amplifier
OP227
FEATURES
Excellent Individual Amplifier Parameters
Low VOS, 80 V Max
Offset Voltage Match, 80 V Max
Offset Voltage Match vs. Temperature, 1 V/؇C Max
Stable VOS vs. Time, 1 V/MO Max
Low Voltage Noise, 3.9 nV/÷Hz Max
Fast, 2.8 V/s Typ
High Gain, 1.8 Million Typ
High Channel Separation, 154 dB Typ
PIN CONNECTIONS
NULL (A) 1
14 V+ (A)
NULL (A) 2
13 OUT (A)
–IN (A) 3
A
+IN (A) 4
V– (B) 5
12 V– (A)
11 +IN (B)
B
10 –IN (B)
OUT (B) 6
9 NULL (B)
V+ (B) 7
8 NULL (B)
NOTE
1. DEVICE MAY BE OPERATED EVEN IF INSERTION
IS REVERSED; THIS IS DUE TO INHERENT SYMMETRY
OF PIN LOCATIONS OF AMPLIFIERS A AND B
2. V–(A) AND V–(B) ARE INTERNALLY CONNECTED VIA
SUBSTRATE RESISTANCE
GENERAL DESCRIPTION
The OP227 is the first dual amplifier to offer a combination of
low offset, low noise, high speed, and guaranteed amplifier matching
characteristics in one device. The OP227, with a VOS match of
25 mV typical, a TCVOS match of 0.3 mV/C typical and a 1/f corner
of only 2.7 Hz is an excellent choice for precision low noise designs.
These dc characteristics, coupled with a slew rate of 2.8 V/ms
typical and a small-signal bandwidth of 8 MHz typical, allow the
designer to achieve ac performance previously unattainable with
op amp based instrumentation designs.
When used in a three op amp instrumentation configuration, the
OP227 can achieve a CMRR in excess of 100 dB at 10 kHz. In
addition, this device has an open-loop gain of 1.5 M typical with
a 1 kW load. The OP227 also features an IB of ± 10 nA typical,
an IOS of 7 nA typical, and guaranteed matching of input currents
between amplifiers. These outstanding input current specifications
are realized through the use of a unique input current cancellation
circuit which typically holds IB and IOS to ± 20 nA and 15 nA
respectively over the full military temperature range.
Other sources of input referred errors, such as PSRR and CMRR,
are reduced by factors in excess of 120 dB for the individual
amplifiers. DC stability is assured by a long-term drift application
of 1.0 mV/month.
Matching between channels is provided on all critical param-
eters including offset voltage, tracking of offset voltage versus
temperature, noninverting bias current, CMRR, and power
supply rejection ratio. This unique dual amplifier allows the
elimination of external components for offset nulling and
frequency compensation.
SIMPLIFIED SCHEMATIC
R3
R4
Q6
NULL
R1*
R2*
NON
INVERTING
INPUT (+)
INVERTING
INPUT (–)
Q1A Q1B Q2B Q2A
Q3
Q21
Q11 Q12
C2
R23
Q23
Q22
C1
R24
Q24
R9
R12
Q20 Q19
C3
R5
R11 C4
Q26
V+
Q46
OUTPUT
Q45
Q27
Q28
V-
*R1 AND R2 ARE PREMATURELY ADJUSTED AT WAFER TEST FOR MINIMUM OFFSET VOLTAGE.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]