datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

NM27C256V150 View Datasheet(PDF) - Fairchild Semiconductor

Part NameDescriptionManufacturer
NM27C256V150 262,144-Bit (32K x 8) High Performance CMOS EPROM Fairchild
Fairchild Semiconductor Fairchild
NM27C256V150 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
Programming Characteristics (Note 12) (Note 13) (Note 14) (Note 15) (Continued)
Symbol
tAS
tOES
tVPS
tVCS
tDS
tAH
tDH
tDF
tPW
tOE
IPP
ICC
TA
VCC
VPP
tFR
VIL
VIH
tIN
tOUT
Parameter
Address Setup Time
OE Setup Time
VPP Setup Time
VCC Setup Time
Data Setup Time
Address Hold Time
Data Hold Time
Output Enable to Output
Float Delay
Program Pulse Width
Data Valid from OE
VPP Supply Current
during Programming Pulse
VCC Supply Current
Temperature Ambient
Power Supply Voltage
Programming Supply Voltage
Input Rise, Fall Time
Input Low Voltage
Input High Voltage
Input Timing Reference Voltage
Output Timing Reference Voltage
Conditions
CE = VIL
CE = VIL
CE = VIL
Min
1
1
1
1
1
0
1
0
45
20
6.25
12.5
5
2.4
0.8
0.8
Typ
Max
60
50
105
100
30
50
25
30
6.5
6.75
12.75
13.0
0.0
0.45
4.0
2.0
2.0
Programming Waveforms (Note 14)
PROGRAM
ADDRESSES 2.0V
0.8V
2.0V
DATA
0.8V
VCC 5.25V
ADDRESS N
tAS
DATA IN STABLE
ADD N
tDS
tDH
tVCS
PROGRAM
VERIFY
tAH
DATA OUT VALID
ADD N
tDF
Units
µs
µs
µs
µs
µs
µs
µs
ns
µs
ns
mA
mA
°C
V
V
ns
V
V
V
V
VPP 12.75V
tVPS
2.0V
CE 0.8V
2.0V
OE 0.8V
tOES
tOE
tPW
DS010833-5
Note 12: Fairchild’s standard product warranty applies to devices programmed to specifications described herein.
Note 13: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP. The EPROM must not be inserted into or removed from a board with
voltage applied to VPP or VCC.
Note 14: The maximum absolute allowable voltage which may be applied to the VPP pin during programming is 14V. Care must be taken when switching the VPP supply to
prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across VPP, VCC to GND to suppress spurious voltage transients
which may damage the device.
Note 15: During power up the PGM pin must be brought high (VIH) either coincident with or before power is applied to VPP.
5
www.fairchildsemi.com
Direct download click here
 

Share Link : Fairchild
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]