datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

NE1617A View Datasheet(PDF) - Philips Electronics

Part Name
Description
View to exact match
NE1617A Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Temperature monitor for microprocessor systems
Product data sheet
NE1617A
ELECTRICAL CHARACTERISTICS
VDD = 3.0 V to 3.6 V; Tamb = 0 °C to +125 °C, unless otherwise noted.
PARAMETER
CONDITIONS
MIN.
LIMITS
TYP.
MAX.
UNIT
Temperature resolution
1
°C
Local temperature error
Remote temperature error
Under voltage lockout1
Power-on reset threshold
Power supply current (average)
Tamb = +60 °C to +100 °C
Tamb = 0 °C to +125 °C
Tremote = +60 °C to +100 °C
Tremote = 0 °C to +125 °C
VDD supply (Note 2)
VDD supply (falling edge) (Note 3)
Conversion rate = 0.25/sec
Conversion rate = 2/sec
< ±1
±2
°C
< ±2
±3
°C
±3
°C
±5
°C
2.7
2.95
V
1.0
2.5
V
70
µA
180
µA
Power supply current (standby)
SMBus inactive
3
10
µA
Conversion time
From stop bit to conversion complete,
both channels
170
ms
Conversion rate error
Percentage error in programmed rate
–30
+30
%
Remote sensor source current
HIGH level
LOW level
100
µA
10
µA
Address pin bias current
Momentary as the address is being read
(Notes 4 and 5)
160
µA
NOTES:
1. Definition of Under Voltage Lockout (UVL): The value of VDD below which the internal A/D converter is disabled. This is designed to be a
minimum of 200 mV above the power-on reset. During the time that it is disabled, the temperature that is in the “read temperature registers”
will remain at the value that it was before the A/D was disabled. This is done to eliminate the possibility of reading unexpected false
temperatures due to the A/D converter not working correctly due to low voltage. In case of power-up (rising VDD), the reading that is stored
in the “read temperature registers” will be the default value of 0 °C. As soon as VDD has risen to the value of UVL, the A/D will function
correctly and normal temperatures will be read.
2. VDD (rising edge) voltage below which the ADC is disabled.
3. VDD (falling edge) voltage below which the logic is reset.
4. Address is read a power up and at start of conversion for all conversions except the fastest rate.
5. Due to the bias current, any pull-up/down resistors should be 2 k.
2004 Oct 05
5
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]