datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

NB6L295M View Datasheet(PDF) - ON Semiconductor

Part Name
Description
View to exact match
NB6L295M Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NB6L295M
Serial Data Interface Programming
The NB6L295M is programmed by loading the 11Bit SHIFT REGISTER using the SCLK, SDATA and SLOAD inputs.
The 11 SDATA bits are 1 PSEL bit, 1 MSEL bit and 9 delay value data bitsD[8:0]. A separate 11bit load cycle is required to
program the delay data value of each channel, PD0 and PD1. For example, at powerup two load cycles will be needed to initially
set PD0 and PD1; Dual Mode Operation as shown in Figures 3 and 4 and Extended Mode Operation as shown in Figures 5
and 6.
DUAL MODE OPERATIONS
PD0 Programmable Delay
Control
Bits
0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0
0 Value
D8 D7 D6 D5 D4 D3 D2 D1 D0 MSEL PSEL Bit
(MSB)
Name
(LSB)
Figure 3. PDO Shift Register
PD1 Programmable Delay
Control
Bits
0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0
1 Value
D8 D7 D6 D5 D4 D3 D2 D1 D0 MSEL PSEL Bit
(MSB)
Name
(LSB)
Figure 4. PD1 Shift Register
EXTENDED MODE OPERATIONS
PD0 Programmable Delay
Control
Bits
PD1 Programmable Delay
Control
Bits
0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1
0 Value 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1
1 Value
D8 D7 D6 D5 D4 D3 D2 D1 D0 MSEL PSEL Bit
(MSB)
Name
(LSB)
D8 D7 D6 D5 D4 D3 D2 D1 D0 MSEL PSEL Bit
(MSB)
Name
(LSB)
Figure 5. PDO Shift Register
Figure 6. PD1 Shift Register
Refer to Table 7, Channel and Mode Select BIT Functions. In a load cycle, the 11Bit Shift Register least significant bit
(clocked in first) is PSEL and will determine which channel delay buffer, either PDO (LOW) or PD1 (HIGH), will latch the
delay data value D[8:0]. The MSEL BIT determines the Delay Mode. When set LOW, the Dual Delay Mode is selected and
the device uses both channels independently. A pulse edge entering IN0/IN0 is delayed according to the values in PD0 and exits
from Q0/Q0. An input signal pulse edge entering IN1/IN1 is delayed according to the values in PD1 and exits from Q1/Q1.
When MSEL is set HIGH, the Extended Delay Mode is selected and an input signal pulse edge enters IN0 and IN0 and flows
through PD0 and is extended through PD1 to exit at Q1 and Q1. The most significant 9bits, D[8:0] are delay value data for
both channels. See Figure 7.
Table 7. CHANNEL AND MODE SELECT BIT FUNCTIONS
BIT Name
Function
PSEL
0 Loads Data to PD0
1 Loads Data to PD1
MSEL
0 Selects Dual Programmable Delay Paths, 3.1 ns to 8.8 ns Delay Range for Each Path
1 Selects Extended Delay Path from IN0/IN0 to Q1/Q1, 6.0 ns to 17.2 ns Delay Range; Disables Q0/Q0 Outputs,
Q0LOW, Q0HIGH.
D[8:0]
Select one of 512 Delay Values
http://onsemi.com
7
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]