datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

NB100LVEP222FAG View Datasheet(PDF) - ON Semiconductor

Part Name
Description
View to exact match
NB100LVEP222FAG Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
NB100LVEP222
2.5 V/3.3 V 1:15 Differential
ECL/PECL ÷1/÷2 Clock Driver
The NB100LVEP222 is a low skew 1:15 differential ÷1/÷2 ECL
fanout buffer designed with clock distribution in mind. The
LVECL/LVPECL input signal pairs can be used in a differential
configuration or single−ended (with VBB output reference bypassed
and connected to the unused input of a pair). Either of two fully
differential clock inputs may be selected. Each of the four output
banks of 2, 3, 4, and 6 differential pairs may be independently
configured to fanout 1X or 1/2X of the input frequency. When the
output banks are configured with the B1 mode, data can also be
distributed. The LVEP222 specifically guarantees low output to output
skew. Optimal design, layout, and processing minimize skew within a
device and from lot to lot. This device is an improved version of the
MC100LVE222 with higher speed capability and reduced skew.
The fsel pins and CLK_Sel pin are asynchronous control inputs.
Any changes may cause indeterminate output states requiring an MR
pulse to resynchronize any 1/2X outputs (See Figure 3). Unused
output pairs should be left unterminated (open) to reduce power and
switching noise.
The NB100LVEP222, as with most ECL devices, can be operated
from a positive VCC/VCC0 supply in LVPECL mode. This allows the
LVEP222 to be used for high performance clock distribution in
+2.5/3.3 V systems. In a PECL environment series or Thevenin line,
terminations are typically used as they require no additional power
supplies. For more information on using PECL, designers should refer
to Application Note AN1406/D. For a SPICE model, refer to
Application Note AN1560/D.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single−ended LVPECL input conditions, the
unused differential input is connected to VBB as a switching reference
voltage. VBB may also rebias AC coupled inputs. When used, decouple
VBB and VCC/VCC0 via a 0.01 mF capacitor and limit current sourcing
or sinking to 0.5 mA. When not used, VBB should be left open.
Single−ended CLK input operation is limited to a VCC/VCC0 3.0 V in
LVPECL mode, or VEE v −3.0 V in NECL mode.
20 ps Output−to−Output Skew
85 ps Part−to−Part Skew
Selectable 1x or 1/2x Frequency Outputs
LVPECL Mode Operating Range:
VCC/VCC0 = 2.375 V to 3.8 V with VEE = 0 V
NECL Mode Operating Range:
VCC/VCC0 = 0 V with VEE = −2.375 V to −3.8 V
Internal Input Pulldown Resistors
Performance Upgrade to ON Semiconductor’s MC100LVE222
VBB Output
Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2005
1
October, 2005− Rev. 9
http://onsemi.com
MARKING
DIAGRAM*
52−LEAD LQFP
THERMALLY ENHANCED 52
CASE 848H
FA SUFFIX
NB100
LVEP222
AWLYYWWG
1
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb−Free Package
*For additional information, see Application Note
AND8002/D
ORDERING INFORMATION
Device
Package Shipping
NB100LVEP222FA LQFP−52 160 Units/Tray
NB100LVEP222FAR2 LQFP−52 1500/Tape & Reel
NB100LVEP222FAG LQFP−52 160 Units/Tray
(Pb−Free)
NB100LVEP222FARG LQFP−52 1500/Tape & Reel
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Publication Order Number:
NB100LVEP222/D
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]