datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ML2036IP View Datasheet(PDF) - Fairchild Semiconductor

Part NameDescriptionManufacturer
ML2036IP Serial Input Programmable Sine Wave Generator with Digital Gain Control Fairchild
Fairchild Semiconductor Fairchild
ML2036IP Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
www.fairchildsemi.com
ML2036
Serial Input Programmable Sine Wave Generator
with Digital Gain Control
Features
• Programmable output frequency – DC to 50kHz
• Low gain error and total harmonic distortion
• 3-wire SPI compatible serial microprocessor interface
with double buffered data latch
• Fully integrated solution – no external components
required
• Frequency resolution of 1.5Hz (±0.75Hz) with a 12MHz
clock input
• Onboard 3 to 12MHz crystal oscillator
• Clock outputs of 1/2 or 1/8 of the input clock frequency
• Synchronous or asynchronous data loading capability
• Compatible with ML2004 logarithmic gain/attenuator
General Description
The ML2036 is a monolithic sine wave generator whose
output is programmable from DC to 50kHz. No external
components are required. The frequency of the sinewave
output is derived from either an external crystal or clock
input, providing a stable and accurate frequency reference.
The frequency is programmed by a 16-bit serial data word.
The ML2036 provides for a VOUT amplitude of either ±VREF
or ±VREF/2. Also included with the ML2036 is an inhibit
function which allows the sinewave output to be held at zero
volts after completing the last half cycle of the sine wave in
progress. Two digital clock outputs are provided to drive
other devices with one half or one eighth of the input clock
frequency.
The ML2036 is intended for telecommunications and
modem applications that need low cost and accurate genera-
tion of precise test tones, call progress tones, and signaling
tones.
Block Diagram (Pin configuration shown for 14-Pin PDIP Version)
9
VREF
13
GAIN
5k
5k
CLK IN
14
CRYSTAL
OSCILLATOR
8-BIT
DAC
CLK OUT 1
3
÷2
÷2
CLK OUT 2
4
÷2
LATI
7
8
PHASE
ACCUMULATOR
& 512 POINT
SINE LOOK-UP
TABLE
16
16-BIT DATA LATCH
SMOOTHING
FILTER
SCK
5
SID
3
16
16-BIT SHIFT REGISTER
-
VOUT
+
10
VCC
8
ZERO
DETECT
AGND
11
DGND
12
VSS
1
PDN-INH
2
REV. 1.0.2 7/26/01
Direct download click here
 

Share Link : Fairchild
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]