datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD7568BS View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD7568BS
ADI
Analog Devices ADI
AD7568BS Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7568–SPECIFICATIONS1 (VDD = +4.75 V to +5.25 V; IOUT1 = IOUT2 = O V; VREF = +5 V; TA = TMIN to TMAX,
unless otherwise noted)
Parameter
AD7568B2
Units
Test Conditions/Comments
ACCURACY
Resolution
Relative Accuracy
Differential Nonlinearity
Gain Error
+25°C
TMIN to TMAX
Gain Temperature Coefficient
Output Leakage Current
IOUT1
@ +25°C
TMIN to TMAX
12
± 0.5
± 0.9
±4
±5
2
5
10
200
REFERENCE INPUT
Input Resistance
5
9
Ladder Resistance Mismatch
2
Bits
LSB max
LSB max
LSBs max
LSBs max
ppm FSR/°C typ
ppm FSR/°C max
1 LSB = VREF/212 = 1.22 mV when VREF = 5 V
All Grades Guaranteed Monotonic over Temperature
nA max
nA max
kmin
kmax
% max
See Terminology Section
Typical Input Resistance = 7 k
Typically 0.6%
DIGITAL INPUTS
VINH, Input High Voltage
VINL, Input Low Voltage
IINH, Input Current
CIN, Input Capacitance
POWER REQUIREMENTS
VDD Range
Power Supply Sensitivity
Gain/VDD
IDD
2.4
0.8
±1
10
4.75/5.25
–75
300
3.5
V min
V max
µA max
pF max
V min/V max
dB typ
µA max
mA max
VINH = 4.0 V min, VINL = 0.4 V max
VINH = 2.4 V min, VINL = 0.8 V max
AC PERFORMANCE CHARACTERISTICS (These characteristics are included for Design Guidance and are not subject
to test. DAC output op amp is AD843.)
Parameter
AD7568B2
Units
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time 500
Digital to Analog Glitch Impulse 40
Multiplying Feedthrough Error –66
Output Capacitance
60
30
Channel-to-Channel Isolation –76
Digital Crosstalk
40
Digital Feedthrough
40
Total Harmonic Distortion
–83
Output Noise Spectral Density
@ 1 kHz
20
ns typ
nV–s typ
dB max
pF max
pF max
dB typ
nV–s typ
nV–s typ
dB typ
nV/Hz
To 0.01% of Full-Scale Range. DAC Latch Alternately
Loaded with All 0s and All 1s.
Measured with VREF = 0 V. DAC Register Alternately
Loaded with All 0s and All 1s.
VREF = 20 V pk-pk, 10 kHz Sine Wave. DAC Latch
Loaded with All 0s.
All 1s Loaded to DAC.
All 0s Loaded to DAC.
Feedthrough from Any One Reference to the Others
with 20 V pk-pk, 10 kHz Sine Wave Applied.
Effect of all 0s to all 1s Code Transition on
Nonselected DACs.
Feedthrough to Any DAC Output with FSIN High
and Square Wave Applied to SDIN and SCLK.
VREF = 6 V rms, 1 kHz Sine Wave.
All 1s Loaded to the DAC. VREF = 0 V. Output Op
Amp is AD OP07.
NOTES
1Temperature range as follows: B Version: –40°C to +85°C.
2All specifications also apply for VREF = +10 V, except relative accuracy which degrades to ± 1 LSB.
Specifications subject to change without notice.
–2–
REV. B
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]