MCM63P631 View Datasheet(PDF) - Motorola => Freescale
Part Name
Description
View to exact match
MCM63P631 Datasheet PDF : 16 Pages
| |||
PIN DESCRIPTIONS
Pin Locations
85
84
83
(a) 52, 53, 56, 57, 58, 59, 62, 63
(b) 68, 69, 72, 73, 74, 75, 78, 79
(c) 2, 3, 6, 7, 8, 9, 12, 13
(d) 18, 19, 22, 23, 24, 25, 28, 29
86
89
31
32, 33, 34, 35, 44, 45, 46,
47, 48, 49, 81, 82, 99, 100
36, 37
93, 94, 95, 96
(a) (b) (c) (d)
98
97
92
88
87
64
4, 11, 15, 20, 27, 41,
54, 61, 65, 70, 77, 91
5, 10, 17, 21, 26, 40,
55, 60, 67, 71, 76, 90
1, 14, 16, 30, 38, 39,
42, 43, 50, 51, 66, 80
Symbol
ADSC
ADSP
ADV
DQx
Type
Input
Input
Input
I/O
Description
Synchronous Address Status Controller: Active low, is used to latch a
new external address. Used to initiate a READ, WRITE or chip
deselect.
Synchronous Address Status Processor: Initiates READ or chip
deselect cycle (exception — chip deselect does not occur when ADSP
is asserted and SE1 is high).
Synchronous Address Advance: Increments address count in
accordance with counter type selected (linear/interleaved).
Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b, c, d).
G
K
LBO
SA
SA1, SA0
SBx
SE1
SE2
SE3
SGW
SW
ZZ
VDD
Input Asynchronous Output Enable.
Input Clock: This signal registers the address, data in, and all control signals
except G, LBO, and ZZ.
Input
Linear Burst Order Input: This pin must remain in steady state (this
signal not registered or latched). It must be tied high or low.
Low — linear burst counter (68K/PowerPC).
High — interleaved burst counter (486/i960/Pentium).
Input Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
Input
Synchronous Address Inputs: These pins must be wired to the two
LSBs of the address bus for proper burst operation. These inputs are
registered and must meet setup and hold times.
Input Synchronous Byte Write Inputs: “x” refers to the byte being written (byte
a, b, c, d). SGW overrides SBx.
Input
Synchronous Chip Enable: Active low to enable chip.
Negated high — blocks ADSP or deselects chip when ADSC is
asserted.
Input Synchronous Chip Enable: Active high for depth expansion.
Input Synchronous Chip Enable: Active low for depth expansion.
Input
Synchronous Global Write: This signal writes all bytes regardless of the
status of the SBx and SW signals. If only byte write signals SBx are
being used, tie this pin high.
Input
Synchronous Write: This signal writes only those bytes that have been
selected using the byte write SBx pins. If only byte write signals SBx
are being used, tie this pin low.
Input
Sleep Mode: This active high asynchronous signal places the RAM into
the lowest power mode. The ZZ pin disables the RAMs internal clock
when placed in this mode. When ZZ is negated, the RAM remains in
low power mode until it is commanded to READ or WRITE. Data
integrity is maintained upon returning to normal operation.
Supply Power Supply: 3.3 V + 10%, – 5%.
VSS
Supply Ground.
NC
— No Connection: There is no connection to the chip.
MCM63P631
4
MOTOROLA FAST SRAM
|
|
Share Link: 