datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MC68HC05J1 View Datasheet(PDF) - Motorola => Freescale

Part Name
Description
View to exact match
MC68HC05J1
Motorola
Motorola => Freescale Motorola
MC68HC05J1 Datasheet PDF : 82 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
4.1.4 Program Counter
The program counter is a 16-bit register that contains the address of the next
instruction or operand to be fetched. The four most significant bits of the program
1
counter are permanently fixed at 0000. In MC68HC05J1 emulation mode, the five
most significant bits are fixed at 00000.
2
Normally, the address in the program counter automatically increments to the next
sequential memory location every time an instruction or operand is fetched. Jump,
3
branch, and interrupt operations load the program counter with an address other than
that of the next sequential location.
4
4.1.5 Condition Code Register
5
The condition code register is an 8-bit register whose three most significant bits are
6
permanently fixed at 111. The condition code register contains the interrupt mask
and four flags that indicate the results of the instruction just executed. The following
paragraphs describe the functions of the condition code register.
7
4.1.5.1 Half-Carry Flag
8
The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the
9
accumulator during an ADD or ADC operation. The half-carry flag is required for
binary-coded decimal (BCD) arithmetic operations.
10
4.1.5.2 Interrupt Mask
11
Setting the interrupt mask disables interrupts. If an interrupt request occurs while the
interrupt mask is zero, the CPU saves the CPU registers on the stack, sets the
12
interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs
while the interrupt mask is set, the interrupt request is latched. Normally, the CPU
13
processes the latched interrupt as soon as the interrupt mask is cleared again.
A return from interrupt (RTI) instruction pulls the CPU registers from the stack,
14
restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is
set and can be cleared only by a software instruction.
15
4.1.5.3 Negative Flag
16
The CPU sets the negative flag when an arithmetic operation, logical operation, or
17
data manipulation produces a negative result. Bit 7 of the negative result is
automatically set, so the negative flag can be used to check an often-tested bit by
assigning it to bit 7 of a register or memory location. Loading the accumulator with
18
the contents of that register or location then sets or clears the negative flag according
to the state of the tested bit.
19
20
MC68HC705J2
Rev. 2
CENTRAL PROCESSOR UNIT
MOTOROLA
4-3
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]