datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MC145173DW View Datasheet(PDF) - Motorola => Freescale

Part Name
Description
View to exact match
MC145173DW Datasheet PDF : 33 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AC INTERFACE CHARACTERISTICS
(VDD = 4.5 to 5.5 V, TA = – 40 to + 85°C, CL = 50 pF, Input tr = tf = 10 ns unless otherwise indicated)
Symbol
fclk
tPLH, tPHL
tPLH, tPHL
tPLZ, tPZL
tPLZ, tPHZ
tPZL, tPZH
tTLH, tTHL
Cin
Cout
Parameter
Serial Data Clock Frequency (Note: Refer to CLK tw below)
Maximum Propagation Delay, CLK to Dout
Maximum Propagation Delay, ENB to Output B, Output C, Output D
Maximum Propagation Delay, ENB to Output A
Maximum Disable Time, Dout Active to High Impedance
Access Time, Dout High Impedance to Active
Maximum Output Transition Time, Dout
CL = 50 pF
CL = 200 pF
Maximum Input Capacitance – Din, ENB, CLK
Maximum Output Capacitance – Dout
Figure #
2
2, 8
6, 8
7, 9
3, 9
3, 9
2, 8
2, 8
Guaranteed
Limit
dc to 2.1
150
300
300
400
0 to 200
100
400
10
10
TIMING REQUIREMENTS (TA = – 40 to + 85°C, Input tr = tf = 10 ns unless otherwise indicated)
Symbol
tsu, th
tsu, th, trec
tw(H)
tw
tr, tf
Parameter
Minimum Setup and Hold Times, Din vs CLK
Minimum Setup, Hold, and Recovery Times, ENB vs CLK
Minimum Inactive–High Pulse Width, ENB
Minimum Pulse Width, CLK
Maximum Input Rise and Fall Times, CLK (Source Impedance 5 k)
Figure #
4
5
5
2
2
Guaranteed
Limit
100
200
600
238
50
AC ELECTRICAL CHARACTERISTICS (VDD = 4.5 to 5.5 V, TA = – 40 to + 85°C)
Guaranteed Range
Symbol
Parameter
fin Input Frequency, HFin
Test Condition
Figure #
Min
Max
Vin 210 mV p–p Sine Wave,
N Counter set to divide ratio
such that fV 1 MHz (Note 1)
Vin 2.2 V p–p Sine Wave,
N Counter same as above
10
10
40
(Note 4)
10
1
40
fin Input Frequency, VHFin
fin
fXTAL
Input Frequency, OSCin
Externally driven with ac–coupled signal
(Note 2)
Crystal Frequency, OSCin and OSCout
(Note 2)
fin Input Frequency, HF IFin
Vin 210 mV p–p Sine Wave,
N Counter set to divide ratio
such that fV 1 MHz (Note 1)
Vin 1.0 V p–p Sine Wave,
R Counter set to divide ratio
such that fR 1 MHz (Note 3)
C1 30 pF, C2 30 pF,
Includes Stray Capacitance,
R Counter set to divide ratio
such that fR 1 MHz (Note 3)
Vin 85 mV p–p Sine Wave,
K bit cleared low or set high
11
40
130
(Note 4)
12
2
15
(Note 4)
13
2
15
10
400
500
fin Input Frequency, VHF IFin
Vin 85 mV p–p Sine Wave
10
8
20
(Note 4)
fout Output Frequency, REFout
CL = 20 pF,
Vout 1.5 V p–p
14, 15
dc
10.4
NOTES:
1. fV is the output signal of the N Counter.
2. The ADC is guaranteed over an OSCin range of 9.5 to 10.4 MHz only.
3. fR is the output signal of the R Counter.
4. For operation below this frequency, use dc coupling with a signal level of at least VIL to VIH. See Pin Description.
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
pF
pF
Unit
ns
ns
ns
ns
µs
Unit
MHz
MHz
MHz
MHz
MHz
kHz
MHz
MHz
MOTOROLA
MC145173
5
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]