datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MC100LVEP111MNRG View Datasheet(PDF) - ON Semiconductor

Part Name
Description
View to exact match
MC100LVEP111MNRG Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
MC100LVEP111
Q3 Q3 Q4 Q4 Q5 Q5 Q6 Q6
Table 1. PIN DESCRIPTION
PIN
FUNCTION
24 23 22 21 20 19 18 17
CLK0*, CLK0** ECL/PECL/HSTL CLK Input
VCC
25
16
VCC CLK1*, CLK1** ECL/PECL/HSTL CLK Input
Q2
26
Q2
27
Q1
28
Q1
29
Q0
30
MC100LVEP111
15
Q7 Q0:9, Q0:9
ECL/PECL Outputs
14
Q7 CLK_SEL*
ECL/PECL Active Clock Select Input
VBB
13
Q8
VCC
12
Q8
VEE
Reference Voltage Output
Positive Supply
Negative Supply
11
Q9 EP
The exposed pad (EP) on the package
Q0
31
10
Q9
VCC
32
9
VCC
12345678
bottom must be attached to a heatsink-
ing conduit. The exposed pad may only
be electrically connected to VEE.
* Pins will default LOW when left open.
** Pins will default to VCC/2 when left open.
VCC
VBB
VEE
Table 2. FUNCTION TABLE
Warning: All VCC and VEE pins must be externally connected
to Power Supply to guarantee proper operation.
CLK_SEL
L
H
Active Input
CLK0, CLK0
CLK1, CLK1
Figure 1. LQFP32 Pinout (Top View)
VCC Q0 Q0 Q1 Q1 Q2 Q2 VCC
32 31 30 29 28 27 26 25
VCC 1
24 Q3
CLK_SEL 2
23 Q3
CLK0 3
22 Q4
CLK0 4
VBB 5
CLK1 6
MC100LVEP111
21 Q4
20 Q5
19 Q5
CLK1 7
18 Q6
VEE 8
17 Q6
9 10 11 12 13 14 15 16
VCC Q9 Q9 Q8 Q8 Q7 Q7 VCC
Exposed Pad (EP)
Figure 2. QFN32 Pinout (Top View)
http://onsemi.com
2
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]