M34551E8 View Datasheet(PDF) - MITSUBISHI ELECTRIC

Part Name

Description

View to exact match

M34551E8

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

MITSUBISHI ELECTRIC  

MITSUBISHI MICROCOMPUTERS

4551 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for

INFRARED REMOTE CONTROL TRANSMITTER

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual

address (interrupt address) according to each interrupt source.

An interrupt occurs when the following 3 conditions are satisfied.

• Interrupt enable flag (INTE) = “1” (Interrupt enabled)

• Interrupt enable bit = “1” (Interrupt request occurrence enabled)

• An interrupt activated condition is satisfied

(request flag = “1”)

Table 3 shows interrupt sources. (Refer to each interrupt request

flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every

interrupt enable/disable. Interrupts are enabled when INTE

flag is set to “1” with the EI instruction and disabled when

INTE flag is cleared to “0” with the DI instruction. When any

interrupt occurs, the INTE flag is automatically cleared to “0,”

so that other interrupts are disabled until the EI instruction is

executed.

(2) Interrupt enable bits (V10–V13)

Use an interrupt enable bit of interrupt control register V1 to

select the corresponding interrupt request or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit

and skip instruction.

Table 5 shows the interrupt enable bit function.

Table 3 Interrupt sources

Priority

Interrupt

Interrupt name Activated condition

level

address

1 External 0 interrupt Level change of Address 0

INT pin

in page 1

2 Timer 1 interrupt Timer 1 underflow Address 4

in page 1

3 Timer 2 interrupt Timer 2 underflow Address 6

in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip

instruction

Interrupt name Request flag Enable bit Skip instruction

External 0 interrupt EXF0

V10

SNZ0

Timer 1 interrupt

T1F

V12

SNZT1

Timer 2 interrupt

T2F

V13

SNZT2

Table 5 Interrupt enable bit function

Interrupt enable bit

Occurrence of

interrupt request

1

Enabled

0

Disabled

Skip instruction

Invalid

Valid

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied,

the corresponding interrupt request flag is set to “1.” Each

interrupt request flag is cleared to “0” when either;

• an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition

is satisfied even if the interrupt is disabled by the INTE flag or

its interrupt enable bit. Once set, the interrupt request flag

retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable

state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt

disable state is released, the interrupt priority level is as follows

shown in Table 3.

13

Share Link: