datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LIS3DSH View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
LIS3DSH Datasheet PDF : 53 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
LIS3DSH
Digital interfaces
6.1.1
I2C operation
The transaction on the bus is started through a start (ST) signal. A start condition is defined
as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has
been transmitted by the master, the bus is considered busy. The next byte of data
transmitted after the start condition contains the address of the slave in the first 7 bits and
the eighth bit tells whether the master is receiving data from the slave or transmitting data to
the slave. When an address is sent, each device in the system compares the first seven bits
after a start condition with its address. If they match, the device considers itself addressed
by the master.
The slave address (SAD) associated to the LIS3DSH is 00111xxb whereas the xx bits are
modified by the SEL/SDO pin in order to modify the device address. If the SEL pin is
connected to the voltage supply, the address is 0011101b, otherwise the address is
0011110b if the SEL pin is connected to ground. This solution permits to connect and
address two different accelerometers to the same I2C lines.
Data transfer with acknowledge is mandatory. The transmitter must release the SDA line
during the acknowledge pulse. The receiver must then pull the data line LOW so that it
remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which
has been addressed is obliged to generate an acknowledge after each byte of data
received.
The I2C embedded inside the LIS3DSH behaves as a slave device and the following
protocol must be adhered to. After the start condition (ST) a slave address is sent, once a
slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted: the
7 LSb represents the actual register address while the ADD_INC bit (CTRL_REG6) defines
the address increment.
The slave address is completed with a read/write bit. If the bit is ‘1’ (Read), a repeated start
(SR) condition must be issued after the two sub-address bytes; if the bit is ‘0’ (Write), the
master transmits to the slave with direction unchanged. Table 11 explains how the
SAD+Read/Write bit pattern is composed, listing all the possible configurations.
Table 11. SAD+Read/Write patterns
Command SAD[6:2] SAD[1] = SEL
Read
00111
1
Write
00111
1
Read
00111
0
Write
00111
0
SAD[0] = SEL
0
0
1
1
R/W
SAD+R/W
1 00111101
0 00111100
1 00111011
0 00111010
Table 12.
Master
Slave
Transfer when master is writing one byte to slave
ST
SAD + W
SUB
DATA
SAK
SAK
SP
SAK
Doc ID 022405 Rev 1
23/53
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]