datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC78626KE View Datasheet(PDF) - SANYO -> Panasonic

Part Name
Description
View to exact match
LC78626KE
SANYO
SANYO -> Panasonic SANYO
LC78626KE Datasheet PDF : 34 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC78626KE
Continued from preceding page.
• Error detection and correction is performed, as is a flag
process. (C1: two error/C2: two error correction
method.)
• The C2 flag is set after referencing the C1 flag and the
results of the C2 check, where the signal from the C2
flag is interpolated or held at its previous level. The
interpolation circuit uses double interpolation. When
there are two or more C2 flags in a row, the previous
value is held.
• Command (such as track jump, start focus, disk motor
start/stop, muting on/off, track count, etc.) is are
executed after they are entered from the microprocessor.
(An 8-bit serial input is used.)
• The digital output is equipped internally.
• High speed access is supported through discretionary
track counting.
• Using the 8× oversampling digital filter, D/A converter
signals with improved continuity of output data are
produced.
Pin Assignment
• A ∆∑-type D/A converter using a 3-order noise shaper is
equipped internally. (An analog low-pass filter is
equipped internally.)
• Internal digital attenuator (8-bit-α; 239 steps.)
• Internal digital deemphasis
• Uses 0 cross mute.
• Bilingual compatibility
• General I/O ports: 4. (Three of these are shared,
exclusively, with the subcode output function.)
• Up to 38 seconds of skip prevention (when using 16M
of DRAM) through 5-bit ADPCM compression/
expansion processing. 1M/4M/4M × 2/16Μ bits DRAM
can be selected.
• Memory overflow detection output
• Free memory output
Features
• 100-pin QIP
• A single 3.2 V power supply
Top view
No. 5995-2/34
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]