datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC72322N View Datasheet(PDF) - SANYO -> Panasonic

Part Name
Description
View to exact match
LC72322N Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Pin Function
LC72321N, 72322N, 72323N
Pin No.
35
34
33
32
Pin
Description
Low-threshold input-only port.
PA0 Can be used for functions such as key data acquisition.
PA1 Pull-down resistors can be specified as an option. This
PA2 option is specified in a 4-pin unit, and cannot be
specified in single pin units.
PA3
Input is disabled in backup mode.
I/O
Input
30
PB0
Output-only ports.
29
PB1
Since the output transistor circuits are unbalanced
28
PB2 CMOS outputs, these outputs can be effectively used for
27
PB3 functions such as key scan timing.
26
PC0 These ports go to the high-impedance state in backup
25
PC1 mode.
24
PC2 These ports output a low level after a reset
(when RES is set low).
23
PC3
Output
Output-only port.
22
PD0
These are normal CMOS outputs.
21
PD1
This port goes to the high-impedance state in backup
20
PD2 mode.
19
PD3 This port outputs a low level after a reset
(when RES is set low).
I/O port.
The input/output state is selected as follows: Once an
input instruction (IN, TPT, or TPF) is executed, the port
18
PE0 switches to the input state and remains in that state.
17
PE1/SCK Once an output instruction (OUT, SPB, RPB) is executed,
the port switches to the output state and remains in that
16
PE2/SO state. Note that PE1, PE2, and PE3 are also used as the
15
PE3/SI serial I/O port. These pins go to the input state after a
reset.
This port goes to the input state with input disabled in
backup mode.
I/O
I/O port.
14
PF0 The FPC instruction is used for switching the port
function between input and output. Input or output can
13
PF1 be specified in single pin units.
12
PF2 This port is set to its input function after a reset.
11
PF3 This port goes to the input state with input disabled in
backup mode.
6
PG0
5
PG1 Input-only port.
4
PG2 Input is disabled in backup mode.
3
PG3
Input
I/O circuit
Continued on next page.
No. 5945-7/13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]