datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC7218 View Datasheet(PDF) - SANYO -> Panasonic

Part Name
Description
View to exact match
LC7218 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC7218, 7218M, 7218JM
Serial Data I/O Methods
The LC7218 supports a total of three I/O modes: two control data input (serial data input) modes and one DO output
(serial data output) mode. Data I/O is performed after the mode has been determined.
The mode is selected by four data items (A0 to A3) synchronized with a clock (the CL pin) applied before the CE pin is
set high. The mode is determined when the CE pin goes high.
Mode
1
2
3
A3
0
0
0
0 to 0
A2
0
0
0
1 to 0
A1
0
1
1
0 to 0
A0
1
0
1
0 to 0
Item
Serial data input (all bits)
Serial data input
(partial input)
Serial data output
Invalid setting
Function
• This mode is used to input all 36 bits of the control data (serial input data).
This mode is used for initialization following power on and to change data that
cannot be changed in mode 2. All 36 bits of the control data is input from the
LC7218 DI pin.
• This mode is used to input a subset (24 bits) of the control data (serial input
data).
This mode is used to change three data items: the programmable divider data
(D0 to D15), the output port data (O0 to O6) and the general-purpose counter
start data (CTEN), for a total of 24 bits. The other 12 bits of control data are not
changed by a mode 2 operation. (Use mode 1 when the other 12 bits must be
changed.)
• The DO output mode (serial data output) is used to output three data items from
the DO pin: the input port data, the general-purpose counter binary data and the
PLL unlock state data.
• This mode is invalid and does not support any data input or output operations.
1. In the serial data input modes (modes 1 and 2), t1 1.5 µs, t2 0 µs, t3 1.5 µs, and t4 < 1.5 µs.
• Mode 1: A total of 40 bits, the four mode selection bits and the 36 control data bits (from D0 to T1), are input from
the DI pin in synchronization with the clock (CL) signal.
• Mode 2: A total of 28 bits, the four mode selection bits and 24 control data bits (from D0 to CTEN), are input from
the DI pin in synchronization with the clock (CL) signal.
No. 4758-10/16
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]