datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC201V02 View Datasheet(PDF) - Philips Electronics

Part Name
Description
View to exact match
LC201V02
Philips
Philips Electronics Philips
LC201V02 Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Product Specification
LC201V02
Liquid Crystal Display
3-3. Signal Timing Specifications
This is the signal timing required at the input of the User connector. All of the interface signal timing should be
satisfied with the following specifications for it’s proper operation.
Table 5. Timing Table
ITEM
Symbol
Min
Typ
Max
Unit
Note
DCLK
Hsync
Vsync
Period
Frequency
High Duration
Low Duration
Period
Width
Period
Frequency
tCLK
-
tWCH
tWCL
tHP
tWH
tVP
fV
33.3
18
10
10
790
16
490
47
40
55
25
30
-
-
-
-
800
850
96
96
525
560
60
63
ns
MHz
ns
ns
tCLK
tCLK
tHP
Hz
PAL: 47~53Hz
NTSC:57~63Hz
DE
(Data
Enable)
Input
Voltage
Data
Width
Horizontal Valid
Horizontal Back Porch
Horizontal Front Porch
Horizontal Blank
Vertical Valid
Vertical Back Porch
Vertical Front Porch
Vertical Blank
DE SET UP TIME
DE HOLD TIME
High
Low
Set-up time
Hold time
tWV
tHV
tHBP
tHFP
-
tVV
tVBP
tVFP
-
tSI
tHI
VrH
VrL
tSD
tHD
2
640
16
16
150
480
3
2
10
3
3
0.7Vcc
-
3
3
3
3
tHP
640
640
48
48
tCLK
16
-
-
tHP-THV
480
480
33
33
tHP
9
-
-
tVP-tVV
-
-
ns
-
-
-
-
V
-
0.3Vcc
ns
For DCLK
Note:
Hsync period and Hsync width-active should be even number times of tCLK. If the value is odd number times
of tCLK, display control signal can be asynchronous. In order to operate this LCM a Hsync, Vsync and DE
(Data Enable) signals should be used.
1. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rates.
2. Vsync, Hsync should be keep the above specification.
3. Hsync Period, Hsync Width and Horizontal Back Porch should be any times of a character number (8).
Ver. 0.1
Jan. 17, 2003
11 / 26
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]