LAN9118-MD View Datasheet(PDF) - SMSC -> Microchip
Part Name
Description
View to exact match
LAN9118-MD Datasheet PDF : 126 Pages
| |||
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
Table 2.1 Host Bus Interface Signals
PIN NO.
21-26,29-
33,36-40
NAME
Host Data High
43-46,49-
53,56-59,62-
64
12-18
Host Data Low
Host Address
92
Read Strobe
93
Write Strobe
94
Chip Select
72
71,73,75,84,
90,91
74
Interrupt
Request
Reserved
10/100
Selector
76
FIFO Select
SYMBOL
D[31:16]
D[15:0]
A[7:1]
nRD
nWR
nCS
IRQ
Reserved
SPEED_SEL
FIFO_SEL
BUFFER
TYPE
I/O8 (PD)
I/O8
IS
IS
IS
IS
O8/OD8
I (PU)
IS
#
PINS
16
16
7
1
1
1
1
5
1
1
DESCRIPTION
Bi-directional data port. Supports
Big/Little Endian Byte ordering.
Note that Pull-down’s are disabled in
32 bit mode.
Bi-directional data port. Supports
Big/Little Endian Byte ordering.
7-bit Address Port. Used to select
Internal CSR’s and TX and RX FIFOs.
Active low strobe to indicate a read
cycle.
Active low strobe to indicate a write
cycle. This signal, qualified with nCS, is
also used to wakeup the LAN9118
when it is in a reduced power state.
Active low signal used to qualify read
and write operations. This signal
qualified with nWR is also used to
wakeup the LAN9118 when it is in a
reduced power state.
Programmable Interrupt request.
Programmable polarity, source and
buffer types.
No Connect
This signal functions as a configuration
input on power-up and is used to select
the default Ethernet settings. Upon
deassertion of reset, the value of the
input is latched. This signal functions
as shown in Table 2.2, "Default
Ethernet Settings", below.
When driven high all accesses to the
LAN9118 are to the RX or TX Data
FIFOs. In this mode, the A[7:3] upper
address inputs are ignored.
SPEED_SEL
0
1
Table 2.2 Default Ethernet Settings
DEFAULT ETHERNET SETTINGS
SPEED
DUPLEX
10MBPS
HALF-DUPLEX
100MBPS
HALF-DUPLEX
AUTO NEG.
DISABLED
ENABLED
SMSC LAN9118
15
DATASHEET
Revision 1.1 (05-17-05)
|
|
Share Link: 