datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ISL8502AIRZ View Datasheet(PDF) - Intersil

Part Name
Description
View to exact match
ISL8502AIRZ Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ISL8502A
Electrical Specifications Refer to “Block Diagram”and “Typical Application Schematics”. Operating conditions unless otherwise noted:
VIN = 12V, or VCC = 5V ±10%, TA = -40°C to +85°C. Typical are at TA = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
(Note 6) TYP (Note 6) UNITS
System Accuracy
-1.0
+1.0
%
FB Pin Bias Current
±80 ±200 nA
SOFT-START
Soft-Start Current
ISS
Enable Soft-Start Threshold
20
30
40
µA
0.8
1.0
1.2
V
Enable Soft-Start Threshold Hysteresis
12
mV
Enable Soft-Start Voltage High
2.8
3.2
3.8
V
ERROR AMPLIFIER
DC Gain
88
dB
Gain-Bandwidth Product
GBWP
15
MHz
Maximum Output Voltage
3.9
4.4
V
Slew Rate
SR
5
V/µs
INTERNAL MOSFETS
Upper MOSFET rDS(ON)
Lower MOSFET rDS(ON)
PGOOD
rDS_UPPER
rDS_LOWER
VCC = 5V
VCC = 5V
180
mΩ
90
mΩ
PGOOD Threshold
VFB/VREF
Rising Edge Hysteresis 1%
Falling Edge Hysteresis 1%
107 111 115
%
86
90
93
%
PGOOD Rising Delay (Note 11)
PGOOD Leakage Current
PGOOD Low Voltage
PGOOD Sinking Current
PROTECTION
tPGOOD_DELAY
VPGOOD
IPGOOD
fOSC = 500kHz
VPGOOD = 5.5V
1
ms
5
µA
0.10
V
0.5
mA
Positive Current Limit
IPOC_peak
IOC from VIN to PHASE (Notes 9, 10)
(TA = 0°C to +85°C)
2.1
3.5
4.5
A
IOC from VIN to PHASE (Notes 9, 10)
(TA = -40°C to +0°C)
2.0
3.4
4.0
A
Negative Current Limit
INOC_peak
IOC from PHASE to PGND (Notes 9, 10)
(TA = 0°C to +85°C)
2.2
3.0
3.5
A
IOC from PHASE to PGND (Notes 9, 10)
(TA = -40°C to +85°C)
1.9
2.8
3.7
A
Undervoltage Level
VFB/VREF
76
80
84
%
Thermal Shutdown Setpoint
TSD
150
°C
Thermal Recovery Setpoint
TSR
130
°C
NOTES:
6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
7. Minimum VIN can operate below 5.5V as long as VCC is greater than 4.5V.
8. Maximum VIN can be higher than 14V voltage stress across the upper and lower do not exceed 15.5V in all conditions.
9. Circuit requires 150ns minimum on time to detect overcurrent condition.
10. Limits established by characterization and are not production tested.
11. PGOOD Rising Delay is measured from the point where VOUT reaches regulation to the point where PGOOD rises. It does not include the external
soft-start time. The PGOOD Rising Delay specification is measured at 500kHz.
7
FN7940.0
October 21, 2011
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]