datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ISL12020M View Datasheet(PDF) - Intersil

Part NameDescriptionManufacturer
ISL12020M Low Power RTC with Battery Backed SRAM,Integrated ±5ppm Temperature Compensation and Auto Daylight Saving Intersil
Intersil Intersil
ISL12020M Datasheet PDF : 32 Pages
First Prev 31 32
ISL12020M
Package Outline Drawing
L20.5.5x4.0
20 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 07/09
5.5
A
B
0.300
10 X 0.50
0.10
2.10
0.30
11
10X 0.50
0.66
20
R0.0750
R0.0750
2X1.30
2.20
PIN #1
INDEX AREA 6
PIN 1
INDEX AREA
(2X 0.20)
10X 0.45
PACKAGE
BOUNDARY
2X 1.50 0.68
TOP VIEW
(4.95)
(4.50 )
10X 0.50 10X 0.50
10 X 0.25
0.10
2X
4
10
18X 0.50
0.10M C A B 10 x 0.25
1
0.20
2.25
2.45
BOTTOM VIEW
10X 0.25
0.35
10X 0.70
(2.20)
(4.40)
(3.0)
1.30
SIDE VIEW
SEE DETAIL "X"
0.10 C
C
SEATING PLANE
0.08 C
0.16
10X 0.25
2X 2.45
0.30
2.10
(4.85)
(4.95)
(0.10)
TYPICAL RECOMMENDED LAND PATTERN
5
C 0.2 REF
0-0.05
DETAIL "X"
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
Angular ±2°
4. Dimension applies to the metallized terminal and is measured
between 0.015mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 indentifier may be
either a mold or mark feature.
7. No other electrical connection allowed under backside of X1 or X2
8. Soldering required to PCB for X1 and X2 pads each on a separate
metal (GRN).
32
FN6667.4
February 11, 2010
Direct download click here
 

Share Link : Intersil
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]