datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ICL7112 View Datasheet(PDF) - Intersil

Part Name
Description
View to exact match
ICL7112 Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ICL7112
Absolute Maximum Ratings TA = 25oC
Supply Voltage (V+ to DGND) . . . . . . . . . . . . . . . . . . -0.3V to +6.5V
Supply Voltage (V- to DGND). . . . . . . . . . . . . . . . . . . +0.3V to -6.5V
VREF, VIN to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +1V to -1V
VREF, VIN , AGND Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25mA
Digital I/O Pin Voltages. . . . . . . . . . . . . . . . . . . . . -0.3V to V+ +0.3V
PROG to DGND Voltage . . . . . . . . . . . . . . . . . . . . V- to (V+ +0.3V)
Thermal Information
Thermal Resistance (Typical, Note 1)
θJA (oC/W) θJC (oC/W)
CERDIP Package . . . . . . . . . . . . . . . .
___
___
Maximum Power Dissipation (Note 2). . . . . . . . . . . . . . . . . . 500mW
Derate above 70oC at 10mW/oC
Maximum Junction Temperature (Ceramic Package) . . . . . . . . 175oC
Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC
Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 300oC
Operating Conditions
ICL7112XCXX. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 70
ICL7112XIXX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -25 to 70
ICL7112XMXX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to 125
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
2. All voltages with respect to DGND, unless otherwise noted.
3. Assumes all leads soldered or welded to printed circuit board.
Electrical Specifications Test Conditions: V+ = +5V, V- = -5V, VREF = -10V, TA = 25oC, fCLK = 500kHz, Unless Otherwise Noted
PARAMETER SYMBOL
TEST
CONDITIONS
J
K
L
MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS
ACCURACY
Resolution
RES
12
Bits
Resolution with No RES
Missing Codes (NMC)
Integral Linearity ILE
Error
Unadjusted Full FSE
Scale Error
Notes 4, 5, 6
RM 11
TMIN -TMAX 10
Notes 4, 5
RM
-
TMIN -TMAX
Adjust- C
RM -
able to
TMIN TMAX
Zero
-
-
12
11
- ±0.024 -
±0.030
- ±0.10 -
±0.12
-
-
12
12
- ±0.012 -
±0.020
- ±0.08 -
±0.10
-
-
Bits
- ±0.012 %FSR
±0.020
- ±0.08
±0.10
Zero Error
ZE
ANALOG INPUT
I
RM -
TMIN -TMAX
M
RM -
TMIN -TMAX
Notes 4, 5
RM
-
TMIN -TMAX
- ±0.10 -
±0.13
- ±0.10 -
±0.14
-
±1
-
±1.5
- ±0.08 -
±0.11
- ±0.08 -
±0.12
-
±1
-
±1.5
- ±0.08
±0.11 %FSR
- ±0.08
±0.12
-
±1
±1.5
Analog Input
VIN
Range
0
-
10.3 0
- 10.3 0
- 10.3
V
Input Resistance RIN
Notes 5, 8
4
-
9
Temperature
TC (RIN)
Coefficient of RIN
TMIN -TMAX
-
-300
-
REFERENCE INPUT
4
-
9
- -300 -
4
-
9
k
- -300
- ppm/oC
Analog Reference VREF
Reference
Resistance
RREF
- -10.0 -
- -10.0 -
- -10.0 -
V
-
5
-
-
5
-
-
5
-
k
POWER SUPPLY SENSITIVITY
Power Supply
PSRR V+, V- = 4.5 -5.5V RM
-
±0.5
±1
Rejection Ration
TMIN -TMAX
±2
LOGIC INPUT
- ±0.5 ±1
±2
- ±0.5 ±1 LSB
±2
Low State
VIL
Input Voltage
TMIN -TMAX
-
-
0.8
-
-
0.8
-
-
0.8
V
6-3
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]