datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

HCPL-0500-500 View Datasheet(PDF) - HP => Agilent Technologies

Part NameHCPL-0500-500 HP
HP => Agilent Technologies HP
DescriptionHIGH SPEED TRANSISTOR OPTOCOUPLERS
HCPL-0500-500 Datasheet PDF : 17 Pages
First Prev 11 12 13 14 15 16 17
Package Characteristics
Over recommended temperature (TA = 0°C to 70°C) unless otherwise specified.
Parameter
Sym. Device Min. Typ.* Max. Units Test Conditions Fig. Note
Input-Output
Momentary
Withstand
Voltage**
VISO 8-Pin DIP 2500
SO-8
Widebody 5000
V rms RH < 50%,
t = 1 min.,
TA = 25°C
6, 14
6, 15
Input-Output
Resistance
Input-Output
Capacitance
8-Pin DIP 5000
(Option 020)
II-O
8-Pin DIP
1
RI-O 8-Pin DIP
SO-8
1012
Widebody 1012 1013
1011
CI-O 8-Pin DIP
0.6
SO-8
Widebody
0.5 0.6
µA 45% RH, t = 5 s,
VI-O = 3 kVdc,
TA = 25°C
VI-O = 500 Vdc
TA = 25°C
TA = 100°C
pF f = 1 MHz
6, 12,
15
6, 16
6
6
*All typicals at TA = 25°C.
**The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output
continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Related Characteristics Table (if
applicable), your equipment level safety specification or HP Application Note 1074 entitled “Optocoupler Input-Output Endurance
Voltage,” publication number 5963-2203E.
Notes:
1. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C (8-Pin DIP).
Derate linearly above 85°C free-air temperature at a rate of 0.5 mA/°C (SO-8).
2. Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C (8-Pin DIP).
Derate linearly above 85°C free-air temperature at a rate of 1.0 mA/°C (SO-8).
3. Derate linearly above 70°C free-air temperature at a rate of 0.9 mW/°C (8-Pin DIP).
Derate linearly above 85°C free-air temperature at a rate of 1.1 mW/°C (SO-8).
4. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C (8-Pin DIP).
Derate linearly above 85°C free-air temperature at a rate of 2.3 mW/°C (SO-8).
5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current, IO, to the forward LED input current, IF,
times 100.
6. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
7. Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dVCM/dt on the leading edge of the
common mode pulse signal, VCM, to assure that the output will remain in a Logic High state (i.e., VO > 2.0 V). Common mode
transient immunity in a Logic Low level is the maximum tolerable (negative) dVCM/dt on the trailing edge of the common mode pulse
signal, VCM, to assure that the output will remain in a Logic Low state (i.e., VO < 0.8 V).
8. The 1.9 kload represents 1 TTL unit load of 1.6 mA and the 5.6 kpull-up resistor.
9. The 4.1 kload represents 1 LSTTL unit load of 0.36 mA and 6.1 kpull-up resistor.
10. The frequency at which the ac output voltage is 3 dB below its mid-frequency value.
11. The JEDEC registration for the 6N136 specifies a minimum CTR of 15%. HP guarantees a minimum CTR of 19%.
12. See Option 020 data sheet for more information.
13. Use of a 0.1 µf bypass capacitor connected between pins 5 and 8 is recommended.
14. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 3000 V rms for 1 second
(leakage detection current limit, II-O 5 µA). This test is performed before the 100% Production test shown in the VDE 0884
Insulation Related Characteristics Table if applicable.
15. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 6000 V rms for 1 second
(leakage detection current limit, II-O 5 µA). This test is performed before the 100% Production test shown in the VDE 0884
Insulation Related Characteristics Table if applicable.
16. This rating is equally validated by an equivalent ac proof test.
1-27
Direct download click here
 

Description
These diode-transistor optocouplers use an insulating layer between a LED and an integrated photodetector to provide electrical insulation between input and output. Separate connections for the photodiode bias and output-transistor collector increase the speed up to a hundred times that of a conventional phototransistor coupler by reducing the base-collector capacitance.

Features
• 15 kV/µs Minimum Common
   Mode Transient Immunity at VCM = 1500 V (4503/0453)
• High Speed: 1 Mb/s
• TTL Compatible
• Available in 8-Pin DIP, SO-8, Widebody Packages
• Open Collector Output
• Guaranteed Performance
   from Temperature: 0°C to 70°C
• Safety Approval
   UL Recognized – 2500 V rms
      for 1 minute (5000 V rms for
      1 minute for HCNW and
      Option 020 devices) per
      UL1577
   CSA Approved
   VDE 0884 Approved
      –VIORM = 630 V peak for
         HCPL-4503#060
      –VIORM = 1414 V peak for
         HCNW devices
   BSI Certified
   (HCNW devices only)
• Dual Channel Version
   Available (253X/4534/053X/0534)
• MIL-STD-1772 Version Available (55XX/65XX/4N55)

Applications
• High Voltage Insulation
• Video Signal Isolation
• Power Transistor Isolation in Motor Drives
• Line Receivers
• Feedback Element in Switched Mode Power Supplies
• High Speed Logic Ground
   Isolation – TTL/TTL, TTL/CMOS, TTL/LSTTL
• Replaces Pulse Transformers
• Replaces Slow Phototransistor Isolators
• Analog Signal Ground Isolation

Share Link : HP
@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]