datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

HCPL-0201-560 View Datasheet(PDF) - Avago Technologies

Part NameHCPL-0201-560 AVAGO
Avago Technologies AVAGO
DescriptionVery High CMR, Wide VCC Logic Gate Optocouplers


HCPL-0201-560 Datasheet PDF : 18 Pages
First Prev 11 12 13 14 15 16 17 18
Package Characteristics
Parameter
Sym. Min. Typ. Max. Units     Test Conditions
Fig. Note
Input-Output Momentary
VISO
Withstand
Voltage*
HCNW22XX
3750 V rms RH < 50%, t = 1 min.
5000 TA = 25°C
5, 10
5, 11
Input-Output Resistance
RI-O
1012
Ω
VI-O = 500 Vdc
5
HCNW22XX
1012 1013
TA = 25°C
1011 TA = 100°C
Input-Output Capacitance
CI-O
0.6
pF
f = 1 MHz,
5
HCNW22XX
0.5 0.6 TA = 25°C, VI-O = 0 Vdc
Input-Input Insulation
II-I 0.005
µA Relative Humidity = 45%,
12
Leakage Current t = 5 s, VI-I = 500 V
Resistance (Input-Input)
RI-I
1011
Ω VI-I = 500 V
12
Capacitance (Input-Input)
CI-I
0.25
pF f = 1 MHz
12
*The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage
rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equipment level
safety specification or Avago Application Note 1074 entitled “Optocoupler Input-Output Endurance Voltage,” publication number 5963-2203
Notes:
  1. Each channel.
  2. Derate total package power dissipation, PT, linearly above 70°C free-air temperature at a rate of 4.5 mW/°C.
  3. Duration of output short circuit time should not exceed 10 ms.
  4. For single devices, input capacitance is measured between pin 2 and pin 3.
  5. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
  6. The tPLH propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of
the output pulse. The tPHL propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the
trailing edge of the output pulse.
  7. CMH is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, VO > 2.0 V.
CML is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, VO < 0.8 V.
  8. For HCPL-2202/12, VO is on pin 6.
  9. Use of a 0.1 µF bypass capacitor connected between pins 5 and 8 is recommended.
10. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 V rms for one second (leakage
detection current limit, II-O ≤5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/
EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.
11. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥6000 V rms for one second (leakage
detection current limit, II-O ≤5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/
EN/DIN EN 60747-5-2 Insulation Characteristics Table.
12. For HCPL-2231/32 only. Measured between pins 1 and 2, shorted together, and pins 3 and 4, shorted together.
13
Direct download click here

Description
The HCPL-22XX, HCPL-02XX, and HCNW22XX are optically-coupled logic gates. The HCPL-22XX, and HCPL-02XX contain a GaAsP LED while the HCNW22XX contains an AlGaAs LED. The detectors have totem pole output stages and optical receiver input stages with built-in Schmitt triggers to provide logic-compatible waveforms, eliminat ing the need for additional waveshaping.

Features
• 10 kV/µs minimum Common Mode Rejection
(CMR) at VCM = 1000 V (HCPL-2211/2212/0211/2232,HCNW2211)
• Wide operating VCC range: 4.5 to 20 Volts
• 300 ns propagation delay guaranteed over the full temperature range
• 5 Mbd typical signal rate
• Low input current (1.6 mA to 1.8 mA)
• Hysteresis
• Totem pole output (no pullup resistor required)
• Available in 8-Pin DIP, SOIC-8, widebody packages
• Guaranteed performance from -40°C to 85°C
• Safety approval
– UL recognized -3750 V rms for 1 minute (5000V rms for 1 minute for HCNW22XX) per UL1577
– CSAapproved
– IEC/EN/DIN EN 60747-5-2 approved with VIORM = 630 V peak (HCPL-2211/2212 Option 060 only) and V
IORM = 1414 V peak (HCNW22XX only)
• MIL-PRF-38534 hermetic version available (HCPL-52XX/62XX)

Applications
• Isolation of high speed logic systems
• Computer-peripheral interfaces
• Microprocessor system interfaces
• Ground loop elimination
• Pulse transformer replacement
• High speed line receiver
• Power control systems

Share Link : AVAGO

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]