FIN1019 View Datasheet(PDF) - Fairchild Semiconductor
Part Name
Description
View to exact match
FIN1019 Datasheet PDF : 14 Pages
| |||
DC Electrical Characteristics (Continued)
Device Characteristics
ICC
Power Supply Current
Driver Enabled, Driver Load: RL = 100 Ω
Receiver Disabled, No Receiver Load
Driver Enabled, Driver Load: RL = 100 Ω,
Receiver Enabled, (RIN+ = 1V and RIN− = 1.4V)
or (RIN+ = 1.4V and ROUT− = 1V)
Driver Disabled, Receiver Enabled,
(RIN+ = 1V and RIN− = 1.4V) or
(RIN+ = 1.4V and RIN− = 1V)
Driver Disabled, Receiver Disabled
CIN
Input Capacitance
Any LVTTL or LVDS Input
COUT
Output Capacitance
Any LVTTL or LVDS Output
Note 2: All typical values are at TA = 25°C and with VCC = 3.3V.
12.5
mA
12.5
mA
7.0
mA
7.0
mA
4
pF
6
pF
AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Symbol
Parameter
Test Conditions
Min
Typ
Max
(Note 3)
Units
Driver Timing Characteristics
tPLHD
Differential Propagation Delay
LOW-to-HIGH
0.5
1.5
ns
tPHLD
Differential Propagation Delay
HIGH-to-LOW
0.5
RL = 100 Ω, CL = 10 pF,
tTLHD
Differential Output Rise Time (20% to 80%) See Figure 2 and Figure 3
0.4
tTHLD
Differential Output Fall Time (80% to 20%)
0.4
tSK(P)
Pulse Skew |tPLH - tPHL|
tSK(PP)
Part-to-Part Skew (Note 4)
tZHD
Differential Output Enable Time from Z to HIGH RL = 100Ω, CL = 10 pF,
tZLD
Differential Output Enable Time from Z to LOW See Figure 4 and Figure 5
tHZD
Differential Output Disable Time from HIGH to Z
tLZD
Differential Output Disable Time from LOW to Z
Receiver Timing Characteristics
1.5
ns
1.0
ns
1.0
ns
0.5
ns
1.0
ns
5.0
ns
5.0
ns
5.0
ns
5.0
ns
tPLH
Propagation Delay LOW-to-HIGH
0.9
2.5
ns
tPHL
Propagation Delay HIGH-to-LOW
0.9
2.5
ns
tTLH
Output Rise time (20% to 80%)
|VID| = 400 mV, CL = 10 pF,
0.5
ns
tTHL
Output Fall time (80% to 20%)
See Figure 6 and Figure 7
0.5
ns
tSK(P)
Pulse Skew | tPLH - tPHL |
0.5
ns
tSK(PP)
Part-to-Part Skew (Note 4)
1.0
ns
tZH
LVTTL Output Enable Time from Z to HIGH
5.0
ns
tZL
LVTTL Output Enable Time from Z to LOW
RL = 500 Ω, CL = 10 pF,
5.0
ns
tHZ
LVTTL Output Disable Time from HIGH to Z See Figure 8
5.0
ns
tLZ
LVTTL Output Disable Time from LOW to Z
5.0
ns
Note 3: All typical values are at TA = 25°C and with VCC = 5V.
Note 4: tSK(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction
(either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.
3
www.fairchildsemi.com
|
|
Share Link: 