datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

FAN7602BMX View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
FAN7602BMX
Fairchild
Fairchild Semiconductor Fairchild
FAN7602BMX Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Applications Information
1. Start-up Circuit and Soft Start Block
The FAN7602B contains a start-up switch to reduce the
power loss of the external start-up circuit of the conven-
tional PWM converters. The internal start-up circuit
charges the VCC capacitor with 0.9mA current source if
the AC line is connected. The start-up switch is turned off
15ms after IC starts up, as shown in Figure 19. The soft-
start function starts when the VCC voltage reaches the
start threshold voltage of 12V and ends when the internal
soft-start voltage reaches 1V. The internal start-up circuit
starts charging the VCC capacitor again if the Vcc voltage
is lowered to the minimum operating voltage, 8V. The
UVLO block shuts down the output drive circuit and
some blocks to reduce the IC operating current and the
internal soft-start voltage drops to zero. If the VCC volt-
age reaches the start threshold voltage, the IC starts
switching again and the soft-start block works as well.
During the soft-start, the pulse-width modulated (PWM)
comparator compares the CS/FB pin voltage with the
soft-start voltage. The soft-start voltage starts from 0.5V
and the soft-start ends when it reaches 1V and the soft-
start time is 10ms. The start-up switch is turned off when
the soft-start voltage reaches 1.5V.
12V
VCC
8V
Start-up
Current
Soft Start
1.5V
1V
0.5V
Voltage
Soft Start
t
Time (10ms)
5ms
Figure 19. Start-up Current and VCC Voltage
2. Oscillator Block
The oscillator frequency is set internally. The switching
frequency is 65kHz.
3. Current Sense and Feedback Block
The FAN7602B performs the current sensing for the cur-
rent-mode PWM and the output voltage feedback with
only one pin, pin3. To achieve the two functions with one
pin, an internal leading edge blanking (LEB) circuit to fil-
ter the current-sense noise is not included because the
external RC filter is necessary to add the output voltage
feedback information and the current-sense information.
Figure 20 shows the current-sense and feedback cir-
cuits. RS is the current-sense resistor to sense the switch
current. The current-sense information is filtered by an
RC filter composed of RF and CF. According to the output
voltage feedback information, IFB charges or stops
charging CF to adjust the offset voltage. If IFB is zero, CF
is discharged through RF and RS to lower offset voltage.
Figure 21 shows typical voltage waveforms of the CS/FB
pin. The current-sense waveform is added to the offset
voltage, as shown in Figure 21. The CS/FB pin voltage is
compared with PWM+ that is 1V - Plimit offset. If the CS/
FB voltage meets PWM+, the output drive is shut off. If
the feedback offset voltage is low, the switch on time is
increased. If the feedback offset voltage is high, the
switch on time is decreased. In this way, the duty cycle is
controlled according to the output load condition. In gen-
eral, the maximum output power increases as the input
voltage increases because the current slope during
switch on-time increases.
To limit the output power of the converter constantly, a
power-limit function is included. Sensing the converter
input voltage through the Latch/Plimit pin, the Plimit off-
set voltage is subtracted from 1V. As shown in Figure 21,
the Plimit offset voltage is subtracted from 1V and the
switch on-time decreases as the Plimit offset voltage
increases. If the converter input voltage increases, the
switch on-time decreases, keeping the output power
constant. The offset voltage is proportional to the Latch/
Plimit pin voltage and the gain is 0.16; if the Latch/Plimit
voltage is 1V, the offset voltage is 0.16V.
Vcc
PWM
Comparator
PWM+
Soft
Start
Plimit
Offset
Power
Limit
RFB
CS/FB
3
CF
IFB
RF
Isw
RS
Figure 20. Current-Sense and Feedback Circuits
1V
PWM+
Power Limit
Offset
CS/FB
FB
Offset
GND
1V
PWM+
CS/FB
On Time
(a) Low-Power Limit Offset Case
Power Limit
Offset
FB
Offset
GND
On Time
(b) High-Power Limit Offset Case
Figure 21. CS/FB Pin Voltage Waveforms
© 2007 Fairchild Semiconductor Corporation
FAN7602B Rev. 1.0.0
9
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]