datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DS4402 View Datasheet(PDF) - Dallas Semiconductor -> Maxim Integrated

Part Name
Description
View to exact match
DS4402
Dallas
Dallas Semiconductor -> Maxim Integrated Dallas
DS4402 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Two/Four-Channel, I2C Adjustable Current DAC
OUTPUT CURRENT CHARACTERISTICS (continued)
(VCC = +2.7V to +5.5V, TA = -40°C to +85°C.)
PARAMETER
SYMBOL
CONDITIONS
Output-Current Power-Supply
Rejection Ratio
DC
Output Leakage Current at Zero
Current Setting
IZERO
Output-Current Differential
Linearity
Output-Current Integral Linearity
DNL
INL
(Note 5)
(Note 6)
MIN TYP MAX UNITS
0.33
%/V
-1
+1
µA
0.5
LSB
1
LSB
I2C AC ELECTRICAL CHARACTERISTICS
(VCC = +2.7V to +5.5V, TA = -40°C to +85°C.)
PARAMETER
SCL Clock Frequency
Bus Free Time Between STOP
and START Conditions
SYMBOL
fSCL
tBUF
(Note 7)
CONDITIONS
MIN TYP MAX UNITS
0
400
kHz
1.3
µs
Hold Time (Repeated) START
Condition
Low Period of SCL
High Period of SCL
Data Hold Time
Data Setup Time
START Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
STOP Setup Time
SDA and SCL Capacitive Loading
tHD:STA
tLOW
tHIGH
tDH:DAT
tSU:DAT
tSU:STA
tR
(Note 8)
tF
tSU:STO
CB
(Note 8)
(Note 8)
0.6
1.3
0.6
0
100
0.6
20 +
0.1CB
20 +
0.1CB
0.6
µs
µs
µs
0.9
µs
ns
µs
300
ns
300
ns
µs
400
pF
Note 1: All voltages with respect to ground. Currents entering the IC are specified positive, and currents exiting the IC are negative.
Note 2: Supply current specified with all outputs set to zero current setting with all inputs (except A1 and A0, which can be open) driven
to well-defined logic levels. SDA and SCL are connected to VCC. Excludes current through RFS resistors (IRFS). Total current
including IRFS is ICC + (2 x IRFS).
Note 3: The output-voltage full-scale current ranges must be satisfied to ensure the device meets its accuracy and linearity specifications.
Note 4: Temperature drift excludes drift caused by external resistor.
Note 5: Differential linearity is defined as the difference between the expected incremental current increase with respect to position
and the actual increase. The expected incremental increase is the full-scale range divided by 31.
Note 6: Integral linearity is defined as the difference between the expected value as a function of the setting and the actual value.
The expected value is a straight line between the zero and the full-scale values proportional to the setting.
Note 7: Timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I2C standard-mode timing.
Note 8: CBtotal capacitance of one bus line in pF.
_____________________________________________________________________ 3
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]