datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

DM74LS139N View Datasheet(PDF) - Fairchild Semiconductor

Part NameDM74LS139N Fairchild
Fairchild Semiconductor Fairchild
DescriptionDecoder/Demultiplexer
DM74LS139N Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
7
www.fairchildsemi.com
Direct download click here

General Description
These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

Features
■ Designed specifically for high speed:
   Memory decoders
   Data transmission systems
■ DM74LS138 3-to-8-line decoders incorporates 3 enable
   inputs to simplify cascading and/or data reception
■ DM74LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
■ Schottky clamped for high performance
■Typical propagation delay (3 levels of logic)
   DM74LS138 21 ns
   DM74LS139 21 ns
■ Typical power dissipation
   DM74LS138 32 mW
   DM74LS139 34 mW

Share Link : Fairchild

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]