datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DAC34SH84 View Datasheet(PDF) - Texas Instruments

Part NameDescriptionManufacturer
DAC34SH84 Quad-Channel, 16-Bit, 1.5 GSPS Digital-to-Analog Converter (DAC) TI
Texas Instruments TI
DAC34SH84 Datasheet PDF : 77 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
DAC34SH84
www.ti.com
Register name: config28 – Address: 0x1C, Default: 0x0000
SLAS808B – FEBRUARY 2012 – REVISED JULY 2012
Register
Name
config28
Address
0x1C
Bit
15:8
7:0
Name
Reserved
Reserved
Reserved for factory use
Reserved for factory use
Register name: config29 – Address: 0x1D, Default: 0x0000
Function
Default
Value
0x00
0x00
Register
Name
Address
Bit
Name
config29
0x1D 15:8 Reserved
7:0 Reserved
Reserved for factory use
Reserved for factory use
Register name: config30 – Address: 0x1E, Default: 0x1111
Function
Default
Value
0x00
0x00
Register
Name
config30
Address Bit
Name
Function
0x1E
15:12
11:8
7:4
3:0
syncsel_qmoffsetAB(3:0)
Selects the syncing source(s) of the AB data path double-buffered QMC offset
registers. A 1 in the bit enables the signal as a sync source. More than one sync
source is permitted.
MM Bit 15: sif_sync (via config31)
MM Bit 14: SYNC
MM Bit 13: OSTR
MM Bit 12: Auto-sync from register write
syncsel_qmoffsetCD(3:0)
Selects the syncing source(s) of the CD data path double-buffered QMC offset
registers. A 1 in the bit enables the signal as a sync source. More than one sync
source is permitted.
MM Bit 11: sif_sync (via config31)
MM Bit 10: SYNC
MM Bit 9: OSTR
MM Bit 8: Auto-sync from register write
syncsel_qmcorrAB(3:0)
Selects the syncing source(s) of the AB data path double buffered QMC offset
registers. A 1 in the bit enables the signal as a sync source. More than one sync
source is permitted.
MM Bit 7: sif_sync (via config31)
MM Bit 6: SYNC
MM Bit 5: OSTR
MM Bit 4: Auto-sync from register write
syncsel_qmcorrCD(3:0)
Selects the syncing source(s) of the CD data path double buffered QMC offset
registers. A 1 in the bit enables the signal as a sync source. More than one sync
source is permitted.
MM Bit 3: sif_sync (via config31)
MM Bit 2: SYNC
MM Bit 1: OSTR
MM Bit 0: Auto-sync from register write
Default
Value
0001
0001
0001
0001
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): DAC34SH84
Submit Documentation Feedback
37
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]