datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DAC34SH84 View Datasheet(PDF) - Texas Instruments

Part NameDescriptionManufacturer
DAC34SH84 Quad-Channel, 16-Bit, 1.5 GSPS Digital-to-Analog Converter (DAC) TI
Texas Instruments TI
DAC34SH84 Datasheet PDF : 77 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
DAC34SH84
www.ti.com
SLAS808B – FEBRUARY 2012 – REVISED JULY 2012
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, nominal supply voltage, fDAC = 1500 MSPS, 2× interpolation, NCO enabled, mixer gain disabled, QMC
enabled with gain set at 1446 for both I/Q channels, 0-dBFS digital input, 20-mA full-scale output current with 4:1 transformer
(unless otherwise noted)
800
1x interpolation
700
2x interpolation
4x interpolation
600
8x interpolation
16x interpolation
800
1x interpolation
700
2x interpolation
4x interpolation
600
8x interpolation
16x interpolation
500
500
400
400
300
Baseband input = 10 MHz
200
NCO disabled
QMC disabled
100
300
500
700
900 1100 1300 1500
fDAC (MHz)
G043
Figure 43. DIGVDD Current vs fDAC Over Interpolation
300
Baseband input = 0 MHz
200
NCO enabled w/ 10 MHz mixing
QMC enabled
100
300
500
700
900 1100 1300 1500
fDAC (MHz)
G044
Figure 44. DIGVDD Current vs fDAC Over Interpolation
40
30
20
10
0
300
500
700
900 1100 1300 1500
fDAC (MHz)
G045
Figure 45. DACVDD Current vs fDAC Over Interpolation
100
90
80
70
60
50
40
30
20
300
500
700
900 1100 1300
fDAC (MHz)
Figure 46. CLKVDD Current vs fDAC
1500
G046
140
130
120
110
100
90
80
70
60
300
500
700
900 1100 1300
fDAC (MHz)
Figure 47. AVDD Current vs fDAC
1500
G047
120
110
100
90
80
70
60
50
40
0
NCO Enabled
Channel AB and CD Outputs Are 1 MHz Apart
Measured With TSW30SH84 EVM
Channel AB Suppressing Channel CD
Channel CD Suppressing Channel AB
100
200
300
400
IF (MHz)
Figure 48. Channel Isolation vs IF
500
G048
DEFINITION OF SPECIFICATIONS
Adjacent-Carrier Leakage Ratio (ACLR): Defined for a 3.84-Mcps 3GPP W-CDMA input signal measured in a
3.84-MHz bandwidth at a 5-MHz offset from the carrier with a 12-dB peak-to-average ratio
Analog and Digital Power Supply Rejection Ratio (APSSR, DPSSR): Defined as the percentage error in the
ratio of the delta IOUT and delta supply voltage normalized with respect to the ideal IOUT current
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): DAC34SH84
Submit Documentation Feedback
21
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]