DAC1627D1G25 View Datasheet(PDF) - NXP Semiconductors.

Part Name

Description

View to exact match

DAC1627D1G25

Dual 16-bit DAC, LVDS interface, up to 1.25 Gsps, x2, x4 and x8 interpolating

NXP Semiconductors. 

NXP Semiconductors

DAC1627D1G25

Dual 16-bit DAC: up to 1.25 Gsps; x2, x4 and x8 interpolating

Table 49. Register DAC_B_GAIN2 (address 1Ah)

Default values are shown highlighted.

Bit

Symbol

Access

7 to 6 DAC_B_GAIN_COARSE[3:2] R/W

Value

-

Description

DAC B analog coarse gain control (MSB)

Table 50. DAC_A_Aux_MSB register (address 1Bh) bit description

Default values are shown highlighted.

Bit

Symbol

Access

Value

Description

7 to 0 AUX_A[9:2]

R/W

-

most significant 8 bits for auxiliary DAC A

Table 51. DAC_A_Aux_LSB register (address 1Ch) bit description

Default values are shown highlighted.

Bit

Symbol

Access

Value

Description

7

AUX_A_PD

R/W

auxiliary DAC A power

0

on

1

off

1 to 0 AUX_A[1:0]

R/W

-

least significant 2 bits for auxiliary DAC A

Table 52. DAC_B_Aux_MSB register (address 1Dh) bit description

Default values are shown highlighted.

Bit

Symbol

Access

Value

Description

7 to 0 AUX_B[9:2]

R/W

-

most significant 8 bits for auxiliary DAC B

Table 53. DAC_B_Aux_LSB register (address 1Eh) bit description

Default values are shown highlighted.

Bit

Symbol

Access

Value

Description

7

AUX_B_PD

R/W

auxiliary DAC B power

0

on

1

off

1 to 0 AUX_B[1:0]

R/W

-

least significant 2 bits for auxiliary DAC B

Table 54. SPI_PAGE register (address 1Fh) bit description

Default values are shown highlighted.

Bit

Symbol

Access

Value

2 to 0 PAGE[2:0]

R/W

-

Description

SPI page address

DAC1627D1G25

Objective data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1 — 29 April 2011

© NXP B.V. 2011. All rights reserved.

45 of 69

Share Link: