datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

D6571E View Datasheet(PDF) - Unspecified

Part Name
Description
View to exact match
D6571E Datasheet PDF : 117 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
D6571E Data Sheet
Number of Start bits = 1
Status (S4):
Number of
Stop bits
(15 – 14)
Number of
Start bits
(13 - 12)
0000000
(11 - 5)
CRC
Swap
(4)
CRC
Order
(3)
CRC
Invert
(2)
CRC Dir
(1)
CRC Init
Value
(0)
Number of bytes in Frame
Command (C5):
0110
(15 – 12)
Status (S5):
0110
(15 – 12)
Number of Bytes in Frame
(11 - 0)
Number of Bytes in Frame
(11 - 0)
At this point Transmit or Receive command should be sent to start actual data receive/transmit
Transmit Command
Command (C6):
0110
(15 – 12)
0
CODE
(11)
(10 – 8)
BYTE (for Load Byte Command) or
0 0 0 0 0 0 0 0 for other modes
(7 – 0 )
CODE
= 000:
= 001:
= 010:
= 011:
= 100:
Monitoring Command
Load Byte to FIFO
Reset FIFO (Clean Tx FIFO)
Start Generation (start leading mark bits generation)
Stop Generation (stop data generation, start mark bit generation and Receiving data)
Note: C6 command can be sent during data stream or mark bit generation without interrupting the mode. If an Idle
command received instead C6 command the FSK mode will terminated.
Upon receiving Stop Generation command the DSP should stop generating data from the FIFO (upon completion of the
current byte) and start mark bits generation.
Status (S6):
0110
RECEIVE READY
Number of bytes in the FIFO
(15 – 12)
(11)
(10)
(9 - 0)
READY
= 1:
Frame generation is complete. The D6571E started generating trailing “mark” bits.
RECEIVE
= 1:
Trailing “mark” bits generation is complete. The D6571E is in Receive mode.
DS6571E.2
DSP GROUP, INC., 3120 SCOTT BOULEVARD
47
SANTA CLARA, CA 95054 PH: 408 986-4300 FAX: 408 986-4490
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]