datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CX06833-4X View Datasheet(PDF) - Conexant Systems

Part Name
Description
View to exact match
CX06833-4X
Conexant
Conexant Systems Conexant
CX06833-4X Datasheet PDF : 78 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
CX06833-3x/4x SMXXD Modem Data Sheet
Table 3-3. CX06833 Pin Signal Definitions (Continued)
Label
LPO
PC3
PC7
PD3
PE5
HCS# (PD4)
HRD# (PD6)
HWT# (PD5)
HINT (PB7)
HA0-HA2
(PD0-PD2)
HD0-HD7
(PC0-PC7)
BD2CLK
DV1TP
PHS2
TESTP
XXCLK
P_GP01
P_PA00
P_PA03
P_PA07
PA1
PA2
PA3
PA4
PA5
PA6
PB1
PB6
PD7
PE6
RESERVED
Pin
I/O I/O Type
Signal Name/Description
Not Used – Connect to +3.3V through Resistor
63
I I/O
Low Power Oscillator. Not used. Connect to +3.3V through 240 K.
127
I
Ith/Ot2
Port PC3. Not used. Connect to +3.3V through 47K .
133
I
Ith/Ot2
Port PC7. Not used. Connect to +3.3V through 47K .
20
I
Ith/Ot2
Port PD7. Not used. Connect to +3.3V through 47K .
30
I
Ith/Ot2
Port PE5. Not used. Connect to +3.3V through 47K .
PARALLEL HOST BUS CONFIGURATION ONLY (PARIF = HIGH)
Parallel Host Interface
21
I It
Host Bus Chip Select. HCS# input low enables the MCU host bus interface.
23
I Ithpu
Host Bus Read. HRD# is an active low, read control input. When HCS# is
low, HRD# low allows the host to read status information or data from a
selected MCU register.
22
I Ithpu
Host Bus Write. HWT# is an active low, write control input. When HCS# is
low, HWT# low allows the host to write data or control words into a selected
MCU register.
112
O It/Ot8
Host Bus Interrupt. HINT output is set high when the receiver error flag,
received data available, transmitter holding register empty, or modem status
interrupt is asserted. HINT is reset low upon the appropriate interrupt service
or master reset operation.
17-19
I Ithpd/Ot2 Host Bus Address Lines 0-2. During a host read or write operation with
HCS# low, HA0-HA2 select an internal MCU 16550A-compatible register.
123-124,
126-128,
130-133
I/O Ith/Ot8
Host Bus Data Lines 0-7. HD0-HD7 are three-state input/output lines
providing bidirectional communication between the host and the MCU. Data,
control words, and status information are transferred over HD0-HD7.
Not Used (In Parallel Host Interface Configuration)
65
O Itpu/Ot2 Not Used. Leave open.
114
I Itpu
Not Used. Leave open.
122
O Ot2
Not Used. Leave open.
113
I Itpu
Not Used. Leave open.
55
O It/Ot2
Not Used. Leave open.
58
I It
Port P_GP01. Leave open.
61
I/O Itpu/Ot2 Port P_PA00. Leave open.
60
O Ot2
Port P_PA03. Leave open.
57
O Ot2
Port P_PA07. Leave open.
34
I/O It/Ot2
Port PA1. Leave open.
35
I/O It/Ot2
Port PA2. Leave open.
36
I/O Itpu/Ot2 Port PA3. Leave open.
37
I/O Itpu/Ot2 Port PA4. Leave open.
38
I/O It/Ot2
Port PA5. Leave open.
39
I/O It/Ot2
Port PA6. Leave open.
104
I/O It/Ot2
Port PB1. Leave open.
110
I/O It/Ot2
Port PB6. Leave open.
53
I/O It/Ot2
Port PD7. Leave open.
31
I/O It/Ot2
Port PE6. Leave open.
98-101
Reserved. Connected to internal circuitry. Leave open.
102228A
Conexant
3-13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]