datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

TSA5527 View Datasheet(PDF) - Philips Electronics

Part Name
Description
View to exact match
TSA5527 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
1.3 GHz universal bus-controlled
TV synthesizers
Product specification
TSA5526; TSA5527
Table 6 Test bits
T2 T1 T0
TSA5526; TSA5527
0 0 0 normal operation with automatic
charge-pump switch ON
0 0 1 normal operation with automatic
charge-pump switch OFF
0 1 X charge-pump is OFF
1 1 0 charge-pump is sinking current
1 1 1 charge-pump is sourcing current
1 0 0 fref is available at LOCK output
1 0 1 12fdiv is available at LOCK output
TSA5526A; TSA5527A
automatic charge-pump switch OFF
REMARKS
automatic charge-pump switch ON status at POR
charge-pump is OFF
charge-pump is sinking current
charge-pump is sourcing current
fref is available at LOCK output
12fdiv is available at LOCK output
the ADC cannot be used
when test mode is active
the ADC cannot be used
when test mode is active
Table 7 Ratio select bits
RSA
X
0
1
RSB
0
1
1
REFERENCE DIVIDER
640
1 024
512
READ MODE (R/W = LOGIC 1); see Table 8
Data can be read from the device by setting the R/W bit to
logic 1. After the slave address has been recognized, the
device generates an acknowledge pulse and the first data
byte (status byte) is transferred on the SDA line (MSB
first). Data is valid on the SDA line during a HIGH level of
the SCL clock signal. A second data byte can be read from
the device if the microcontroller generates an
acknowledge on the SDA line (master acknowledge).
End of transmission will occur if no master acknowledge
occurs.
The device will then release the data line to allow the
microcontroller to generate a stop condition. The POR flag
is set to logic 1 at power-on. The flag is reset when an
end-of-data is detected by the device (end of a read
sequence). Control of the loop is made possible with the
in-lock flag (FL) which indicates when the loop is locked
(FL = logic 1).
The Automatic Charge-Pump Switch flag (ACPS) is LOW
when the automatic charge-pump switch mode is ON and
the loop is locked. In other conditions ACPS = logic 1.
When ACPS = logic 0, the charge-pump current is forced
to the LOW value.
A built-in ADC is available at pin 12 (I2C-bus only).
This converter can be used to apply AFC information to the
microcontroller from the IF section of the television.
The relationship between the bits A2 to A0 is given in
Table 9.
Table 8 Read data format
BYTE
MSB
DATA BYTE
LSB
Address Byte (ADB)
1
1
0
0
Status Byte (SB)
POR(2) FL(3) ACPS(4) 1
0
MA1 MA0 R/W = 1
1
A2(5)
A1(5)
A0(5)
Notes
1. A = acknowledge.
2. POR = power-on reset flag (POR = logic 1 at power-on).
3. FL = in-lock flag (FL = logic 1 when the loop is locked).
4. ACPS = automatic charge-pump switch flag (active ACPS = logic 0; non-active ACPS = logic 1).
5. A2 to A0 = digital outputs of the 5-level ADC.
SLAVE
ANSWER
A(1)
1996 Sep 24
8
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]