datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

BRT1A16NB View Datasheet(PDF) - Agere -> LSI Corporation

Part Name
Description
View to exact match
BRT1A16NB Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Quad Differential Receivers
BRF1A, BRF2A, BRS2B, BRR1A, and BRT1A
Data Sheet
April 2001
Timing Characteristics
Table 4. Timing Characteristics (See Figure 4 and Figure 5.)
For propagation delays (tPLH and tPHL) over the temperature range, see Figure 9 and Figure 10.
Propagation delay test circuit connected to output is shown in Figure 6.
TA = –40 °C to +125 °C, VCC = 5 V ± 0.5 V.
Parameter
Symbol
Min
Typ
Max
Propagation Delay:
Input to Output High
tPLH
1.5
2.5
4.0
Input to Output Low
tPHL
1.5
2.5
4.0
Disable Time, CL = 5 pF:
High-to-high Impedance
tPHZ
5
12
Low-to-high Impedance
tPLZ
5
12
Pulse Width Distortion, ltpHL tpLHI:
Load Capacitance (CL) = 15 pF
tskew1
0.7
Load Capacitance (CL) = 150 pF
tskew1
4.0
Output Waveform Skews:
Part-to-Part Skew, TA = 75 °C
tskew1p-p
0.8
1.4
Part-to-Part Skew, TA = –40 °C to +125 °C tskew1p-p
1.5
Same Part Skew
tskew
0.3
Enable Time:
High Impedance to High
tPZH
8
12
High Impedance to Low
tPZL
8
12
Rise Time (20%—80%)
ttLH
3.0
Fall Time (80%—20%)
ttHL
3.0
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7
6
5
4
tPLH (TYP)
3
2
tPHL (TYP)
1
0
0 25 50 75 100 125 150 175 200
LOAD CAPACITANCE, CL (pF)
12-3462(F)
Note: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the
delay due to the external capacitance and the intrinsic delay of the device.
Figure 3. Typical Extrinsic Propagation Delay vs. Load Capacitance at 25 °C
4
Agere Systems Inc.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]