AU6802 View Datasheet(PDF) - Unspecified
Part Name
Description
View to exact match
AU6802 Datasheet PDF : 2 Pages
| |||
I FUNCTIONAL BLOCK DIAGRAM
S2
sinθ · f(t)
S4
S1
cosθ · f(t)
S3
EXCITE SIGNAL
INPUT
R1E
f(t)
R2E
EXCITE SOURCE
OUTPUT
f(t) RSO
Smartcoder (AU6802)
COS ROM
SER.
I/F
sinθ ·cos φ ·f(t)
+
10 Bits MULT.
–
D/A CONV.
+
– CMP
PHA.CONT.
SYN.RECT.
COMP.
12 Bits φ
COUNTER
PAR.
I/F
+
10 Bits MULT.
–
D/A CONV.
E=sin[θ – φ ]·f(t)
cosθ ·sinφ ·f(t)
SIN ROM
PUL. OP.
GEN. LOG.
f(t)
+
SYN.PHA.DET.
–CMP
WIRE BK.DET.
EXT.SIG.GEN.
SELF DIAG.
(ERR DETE.)
SYS. CONT.
DATA SERIAL.
SCK OUTPUT
PARALLEL OUTPUT
(10/12 Bits)
PULSE OUTPUT
A,B,Z,U,V,W,U1,V1,W1
RESOLUTION SET. (10/12 Bits)
U,V,W,NUMBER OF POLE SET
( X 1,2,3,4)
SELF DIAGNO OUTPUT
CLK(20MHz)
I/O CONTROL SIGNAL
SYSTEM CONTROL SIGNAL
I PIN DESCRIPTION
PIN NO. SYMBOL
1
R1E
2
R2E
3
Vcc
4
SINMNT
5
S4
6
S2
7
A.GND
8
S1
9
S3
10
COSMNT
11
Vcc
12
RSO
13
COM
14
A.GND
15
MDSEL
16
SYRB
17
XSEL1
18
XSEL2
19
OUTMD
20
SCSB
21
DATA
22
SCK
23
VDD
24
XTAL
25
CLKIN
26
D.GND
✽ A/I ANALOG INPUT.
FORM
FUNCTION
PIN NO. SYMBOL FORM
A/I
EXT. EXCIT. IP.
27
Do
D/O (BUS)
A/I
(DIF. IP.)
28
D1
D/O (BUS)
——
ANALOGUE SOURCE
29
D2
D/O (BUS)
A/O
SIN. MONITOR
30
D3
D/O (BUS)
A/I
SIN. IP.
31
D4
D/O (BUS)
A/I
(DIF. IP.)
32
D5
D/O (BUS)
——
ANALOGUE GND
33
D.GND
——
A/I
COS. IP.
34
D6
D/O (BUS)
A/I
(DIF. IP.)
35
D7
D/O (BUS)
A/O
COS. MONITOR
36
D8
D/O (BUS)
——
ANALOGUE SOURCE
37
D9
D/O (BUS)
A/O
SIG. FOR EXCIT.
38
D10
D/O (BUS)
A/O
COMMON (2.5V)
39
D11
D/O (BUS)
——
ANALOGUE GND
40
D.GND
——
D/I
RES. SELECT
41
CSB
D/I
D/I
REF.SYNC.
42
RDB
D/I
D/I
D/I
UVW P SEL.
43
INHB(RD)
D/I
44
PRTY
D/O (BUS)
D/I
OP. SEL.
45
ERRHLD
D/O
D/I
SERIAL CSB.
46
ERRSTB
D/I
D/O
SERIAL DATA
47
FSEL1
D/I
D/I
SERIAL LOCK
48
FSEL2
D/I
——
DIGITAL SOURCE
49
VDD
——
——
OSC. CONN.
50
TEST1
D/I
D/I
EXTERNAL CLK INPUT
51
TEST2
D/I
——
DIGITAL GND
52
A.GND
——
✽ A/O ANALOG OUTPUT. ✽ D/I DIGITAL INPUT.
✽ D/O DIGITAL OUTPUT.
FUNCTION
PRTY/ φ12
ERRHLD/ φ11
ERR/ φ10
W1/ φ 9
V1/ φ 8
U1/ φ 7
DIGITAL GND
Wch./ φ 6
Vch./ φ 5
Uch./ φ 4
Zch./ φ 3
Bch./ φ 2
Ach./ φ 1
DIGITAL GND
CHIP SELECT
LEAD
INHIBIT
PARITY
ERROR HOLD
ERROR RESET
FREQUENCY SELECT
FREQUENCY SELECT
DIGITAL SOURCE
TEST MODE SET
TEST MODE SET
ANALOGUE GND
TAMAGAWA TRADING CO.,LTD.
WARRANTY
Tamagawa Seiki warrants that this product is free from defects in material or
workmanship under normal use and service for a period of one year from the date of
shipment from the factory. This warranty, however, excludes incidental and
consequential damages caused by careless use of the product by the user. Even
after the warranty period, Tamagawa Seiki offers repair service, with charge, in order
to maintain the quality of the product. The MTBF (mean time between failures) of our
product is quite long; yet, the predictable failure rate is not zero. The user is advised,
therefore, that multiple safety means be incorporated in your system or product so as
to prevent any consequential problems resulting from the failure of our product.
A COMPANY OF TAMAGAWA SEIKI CO.,LTD.
HEAD OFFICE :
TOKYO OFFICE :
1879 OHYASUMI, IIDA, NAGANO PREF, 395-8515, JAPAN
PHONE : 0265-21-1840
FAX : 0265-21-1864
3-19-9 SHINKAMATA, OHTA-KU, TOKYO 144-0054, JAPAN
PHONE : 03-3731-2131
FAX : 03-3738-3134
SO9001 Certifica
14001 Certificate on Hea
URL http://www.tamagawa-seiki.co.jp
Specifications are subject to change without notice.
'02.2
T12-1592N2. 3,000. 2002.2
|
|
Share Link: 