datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AK4529 View Datasheet(PDF) - Asahi Kasei Microdevices

Part NameDescriptionManufacturer
AK4529 High Performance Multi-channel Audio CODEC AKM
Asahi Kasei Microdevices AKM
AK4529 Datasheet PDF : 38 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
ASAHI KASEI
[AK4529]
n Reset Function
When RSTN = “0”, ADC and DACs are powered-down but the internal register are not initialized. The analog outputs go
to VCOM voltage, DZF1-2 pins go to “H” and SDTO pin goes to “L”. Because some click noise occurs, the analog output
should muted externally if the click noise influences system application. Figure 11 shows the power-up sequence.
RSTN bit
Internal
RSTN bit
ADC Internal
State
DAC Internal
State
ADC In
(Analog)
ADC Out
(Digital)
DAC In
(Digital)
DAC Out
(Analog)
Clock In
MCLK,LRCK,SCLK
DZF1/DZF2
Normal Operation
4~5/fs (9)
1~2/fs (9)
Digital Block Power-down
516/fs (1)
Init Cycle
Normal Operation
Normal Operation
Digital Block Power-down
GD (2)
Normal Operation
GD
(3)
“0”data
(2)
GD
“0”data
(6) (5)
(7)
Don’t care
(6)
45/fs (8)
(4)
GD
Notes:
(1) The analog part of ADC is initialized after exiting the reset state.
(2) Digital output corresponding to analog input and analog output corresponding to digital input have the group delay
(GD).
(3) ADC output is “0” data at the power-down state.
(4) Click noise occurs when the internal RSTN bit becomes “1”. Please mute the digital output externally if the click
noise influences system application.
(5) The analog outputs go to VCOM voltage.
(6) Click noise occurs at 45/fs after RSTN bit becomes “0”, and occurs at 12/fs after RSTN bit becomes “1”. This
noise is output even if “0” data is input.
(7) The external clocks (MCLK, BICK and LRCK) can be stopped in the reset mode. When exiting the reset mode, “1”
should be written to RSTN bit after the external clocks (MCLK, BICK and LRCK) are fed.
(8) DZF pins go to “H” when the RSTN bit becomes “0”, and go to “L” at 6~7/fs after RSTN bit becomes “1”.
(9) There is a delay, 4~5/fs from RSTN bit “0” to the internal RSTN bit “0”.
Figure 11. Reset sequence example
MS0082-E-00
- 24 -
2001/3
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]