datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7342BSTZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7342BSTZ Datasheet PDF : 88 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7342/ADV7343
DETAILED FEATURES
High definition (HD) programmable features
(720p/1080i/1035i)
4× oversampling (297 MHz)
Internal test pattern generator
Fully programmable YCrCb to RGB matrix
Gamma correction
Programmable adaptive filter control
Programmable sharpness filter control
CGMS (720p/1080i) and CGMS Type B (720p/1080i)
Undershoot limiter
Dual data rate (DDR) input support
EIA/CEA-861B compliance support
Enhanced definition(ED) programmable features
(525p/625p)
8× oversampling (216 MHz output)
Internal test pattern generator
Color and black bar, hatch, flat field/frame
Individual Y and PrPb output delay
Gamma correction
Programmable adaptive filter control
Fully programmable YCrCb to RGB matrix
Undershoot limiter
Macrovision Rev 1.2 (525p/625p)
CGMS (525p/625p) and CGMS Type B (525p)
Dual data rate (DDR) input support
EIA/CEA-861B compliance support
Standard definition (SD) programmable features
16× oversampling (216 MHz)
Internal test pattern generator
Color and black bar
Controlled edge rates for start and end of active video
Individual Y and PrPb output delay
Undershoot limiter
Gamma correction
Digital noise reduction (DNR)
Multiple chroma and luma filters
Luma-SSAF™ filter with programmable gain/attenuation
PrPb SSAF™
Separate pedestal control on component and
composite/S-Video output
VCR FF/RW sync mode
Macrovision Rev 7.1.L1
Copy generation management system (CGMS)
Wide screen signaling
Closed captioning
EIA/CEA-861B compliance support
GENERAL DESCRIPTION
The ADV7342/ADV7343 are high speed, digital-to-analog
video encoders in a 64-lead LQFP package. Six high speed, 3.3
V, 11-bit video DACs provide support for composite (CVBS), S-
Video (Y/C), and component (YPrPb/RGB) analog outputs in
either standard definition (SD), enhanced definition (ED), or
high definition (HD) video formats.
The ADV7342/ADV7343 each have a 24-bit pixel input port
that can be configured in a variety of ways. SD video formats
are supported over a SDR interface and ED/HD video formats
are supported over SDR and DDR interfaces. Pixel data can be
supplied in either the YCrCb or RGB color spaces.
The parts also support embedded EAV/SAV timing codes,
external video synchronization signals, and I2C and SPI
communication protocols.
In addition, simultaneous SD and ED/HD input and output are
supported. 216 MHz (SD and ED) and 297 MHz (HD)
oversampling ensures that external output filtering is not
required, while full-drive DACs ensure that external output
buffering is not required.
Cable detection and DAC auto power-down features keep
power consumption to a minimum.
Table 1 lists the video standards directly supported by the
ADV7342/ADV7343.
Table 1. Standards Directly Supported by the
ADV7342/ADV73431
Frame
Clock Input
Resolution I/P2 Rate (Hz) (MHz)
720 × 240 P 59.94
27
720 × 288 P 50
27
720 × 480 I 29.97
27
720 × 576 I 25
27
720 × 480 I 29.97
24.54
720 × 576 I 25
29.5
720 × 483 P
720 × 483 P
720 × 483 P
720 × 576 P
720 × 483 P
720 × 576 P
1920 × 1035 I
1920 × 1035 I
1280 × 720 P
1280 × 720 P
1920 × 1080 I
1920 × 1080 I
1920 × 1080 P
1920 × 1080 P
1920 × 1080 P
59.94
59.94
59.94
50
59.94
50
30
29.97
60, 50, 30,
25, 24
23.97,
59.94, 29.97
30, 25
29.97
30, 25, 24
23.98, 29.97
24
27
27
27
27
27
27
74.25
74.1758
74.25
74.1758
74.25
74.1758
74.25
74.1758
74.25
Standard
ITU-R
BT.601/656
ITU-R
BT.601/656
NTSC Square
Pixel
PAL Square
Pixel
SMPTE 293M
BTA T-1004
ITU-R BT.1358
ITU-R BT.1358
ITU-R BT.1362
ITU-R BT.1362
SMPTE 240M
SMPTE 240M
SMPTE 296M
SMPTE 296M
SMPTE 274M
SMPTE 274M
SMPTE 274M
SMPTE 274M
ITU-R BT.709-5
1 Other standards are supported in the ED/HD nonstandard timing mode.
2 I = interlaced, P = progressive.
Rev. 0 | Page 4 of 88
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]