datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7320KSTZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7320KSTZ Datasheet PDF : 88 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7320/ADV7321
CLKIN_A
t9 t10
t12
CONTROL
INPUTS
P_HSYNC,
P_VSYNC,
P_BLANK
Y9–Y0
G0
G1
G2
G3
G4
G5
C9–C0
S9–S0
CONTROL
OUTPUTS
t9 = CLOCK HIGH TIME
t10 = CLOCK LOW TIME
t11 = DATA SETUP TIME
t12 = DATA HOLD TIME
B0
B1
B2
B3
B4
B5
t11
R0
R1
R2
R3
R4
R5
t14
t13
Figure 5. HD RGB 4:4:4 Input Mode (Input Mode 010)
CLKIN_B*
CONTROL
INPUTS
P_HSYNC,
P_VSYNC,
P_BLANK
t9
t10
Y9–Y0
Cb0
Y0
Cr0
Y1
Crxxx Yxxx
t12
t11
CONTROL
OUTPUTS
t12
t11
t13
t9 = CLOCK HIGH TIME
t10 = CLOCK LOW TIME
t11 = DATA SETUP TIME
t12 = DATA HOLD TIME
t14
*CLKIN_B MUST BE USED IN THIS PS MODE.
Figure 6. PS 4:2:2 10-Bit Interleaved at 27 MHz HSYNC/VSYNC Input Mode (Input Mode 100)
CLKIN_A
CONTROL
INPUTS
P_VSYNC,
P_HSYNC,
P_BLANK
Y9–Y0
t9 t10
Cb0
Y0
Cr0
Y1
Crxxx
Yxxx
t12
t13
t11
t14
CONTROL
OUTPUTS
t9 = CLOCK HIGH TIME
t10 = CLOCK LOW TIME
t11 = DATA SETUP TIME
t12 = DATA HOLD TIME
Figure 7. PS 4:2:2 10-Bit Interleaved at 54 MHz HSYNC /VSYNC Input Mode (Input Mode 111)
Rev. 0 | Page 10 of 88
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]