datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7310 View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7310 Multiformat 216 MHz Video Encoder with Six NSV? 12-Bit DACs ADI
Analog Devices ADI
ADV7310 Datasheet PDF : 84 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
ADV7310/ADV7311
INPUT CONFIGURATION
When 10-bit input data is applied, the following bits must be
set to 1:
Address 0x7C, Bit 1 (Global 10-Bit Enable)
Address 0x13, Bit 2 (HD 10-Bit Enable)
Address 0x48, Bit 4 (SD 10-Bit Enable)
Note that the ADV7310 defaults to simultaneous standard
definition and progressive scan on power-up.
Address[01h] : Input Mode = 011
Standard Definition Only
Address[01h] : Input Mode = 000
The 8-/10-bit multiplexed input data is input on Pins S9–S0 (or
Y9–Y0, depending on Register Address 01h, Bit 7), with S0 being
the LSB in 10-bit input mode. Input standards supported are
ITU-R BT.601/656. In 16-bit input mode, the Y pixel data is
input on Pins S9–S2 and CrCb data on Pins C9–C2. The 27 MHz
clock input must be input on Pin CLKIN_A. Input sync signals
are optional and are input on the S_VSYNC, S_HSYNC, and
S_BLANK pins.
MPEG2
DECODER
3
27MHz
ADV7310/
ADV7311
S_VSYNC
S_HSYNC
S_BLANK
CLKIN_A
YCrCb 10
S[9:0] OR Y[9:0]*
*SELECTED BY ADDRESS 0x01 BIT 7
Figure 22. SD Only Input Mode
Progressive Scan Only or HDTV Only
Address[01h] Input Mode 001 or 010, Respectively
YCrCb progressive scan, HDTV, or any other HD YCrCb data
can be input in 4:2:2 or 4:4:4. In 4:2:2 input mode, the Y data
is input on Pins Y9–Y0 and the CrCb data on Pins C9–C0. In
4:4:4 input mode, Y data is input on Pins Y9–Y0, Cb data on
Pins C9–C0, and Cr data on Pins S9–S0. If the YCrCb data
does not conform to SMPTE 293M (525p), ITU-R BT.1358M
(625p), SMPTE 274M[1080i], SMPTE 296M[720p], or
BTA-T1004/1362, the async timing mode must be used. RGB
data can only be input in 4:4:4 format in PS input mode only or
HDTV input mode only when HD RGB input is enabled. G data
is input on Pins Y9–Y0, R data on S9–S0, and B data on C9–C0.
The clock signal must be input on Pin CLKIN_A.
MPEG2
DECODER
YCrCb
27MHz
Cb 10
Cr 10
INTERLACED TO Y 10
PROGRESSIVE
3
ADV7310/
ADV7311
CLKIN_A
C[9:0]
S[9:0]
Y[9:0]
P_VSYNC
P_HSYNC
P_BLANK
Figure 23. Progressive Scan Input Mode
Simultaneous Standard Definition and
Progressive Scan or HDTV
Address[01h] : Input Mode 011(SD 10-Bit, PS 20-Bit) or
101(SD and HD, SD Oversampled), 110(SD and HD, HD
Oversampled), Respectively
YCrCb, PS, HDTV, or any other HD data must be input in
4:2:2 format. In 4:2:2 input mode the HD Y data is input on
Pins Y9–Y0 and the HD CrCb data on C9–C0. If PS 4:2:2 data
is interleaved onto a single 10-bit bus, Y9–Y0 are used for the
input port. The input data is to be input at 27 MHz, with the
data being clocked on the rising and falling edge of the input
clock. The input mode register at Address 01h is set accord-
ingly. If the YCrCb data does not conform to SMPTE 293M
(525p), ITU-R BT.1358M (625p), SMPTE 274M[1080i],
SMPTE 296M[720p], or BTA-T1004, the async timing mode
must be used.
The 8- or 10-bit standard definition data must be compliant
with ITU-R BT.601/656 in 4:2:2 format. Standard definition
data is input on Pins S9–S0, with S0 being the LSB. Using
8-bit input format, the data is input on Pins S9–S2. The clock
input for SD must be input on CLKIN_A and the clock input
for HD must be input on CLKIN_B. Synchronization signals are
optional. SD syncs are input on Pins S_VSYNC, S_HSYNC,
and S_BLANK. HD syncs on Pins P_VSYNC, P_HSYNC,
and P_BLANK.
MPEG2
DECODER
YCrCb
3
27MHz
10
ADV7310/
ADV7311
S_VSYNC
S_HSYNC
S_BLANK
CLKIN_A
S[9:0]
CrCb 10
INTERLACED TO
PROGRESSIVE Y 10
3
27MHz
C[9:0]
Y[9:0]
P_VSYNC
P_HSYNC
P_BLANK
CLKIN_B
Figure 24. Simultaneous PS and SD Input
–30–
REV. A
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]