datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7310 View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7310 Multiformat 216 MHz Video Encoder with Six NSV? 12-Bit DACs ADI
Analog Devices ADI
ADV7310 Datasheet PDF : 84 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ADV7310/ADV7311
PIN FUNCTION DESCRIPTIONS
Mnemonic
DGND
AGND
CLKIN_A
CLKIN_B
Input/Output
G
G
I
I
COMP1,2 O
DAC A
O
DAC B
O
DAC C
O
DAC D
O
DAC E
O
DAC F
O
P_HSYNC I
P_VSYNC I
P_BLANK I
S_BLANK I/O
S_HSYNC I/O
S_VSYNC I/O
Y9–Y0
I
C9–C0
I
S9–S0
I
RESET
I
RSET1,2
I
SCLK
I
SDA
I/O
ALSB
I
VDD_IO
P
VDD
P
VAA
P
VREF
I/O
EXT_LF
I
RTC_SCR_TR I
I2C
I
GND_IO
Function
Digital Ground.
Analog Ground.
Pixel Clock Input for HD (74.25 MHz Only, PS Only (27 MHz), SD Only (27 MHz).
Pixel Clock Input. Requires a 27 MHz reference clock for progressive scan mode or a 74.25 MHz
(74.1758 MHz) reference clock in HDTV mode. This clock is only used in dual modes.
Compensation Pin for DACs. Connect 0.1 F capacitor from COMP pin to VAA.
CVBS/Green/Y/Y Analog Output.
Chroma/Blue/U/Pb Analog Output.
Luma/Red/V/Pr Analog Output.
In SD Only Mode: CVBS/Green/Y Analog Output; in HD Only Mode and Simultaneous HD/SD
Mode: Y/Green [HD] Analog Output.
In SD Only Mode: Luma/Blue/U Analog Output; in HD Only Mode and Simultaneous HD/SD
Mode: Pr/Red Analog Output.
In SD Only Mode: Chroma/Red/V Analog Output; in HD Only Mode and Simultaneous HD/SD
Mode: Pb/Blue [HD] Analog Output.
Video Horizontal Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
Video Vertical Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
Video Blanking Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
Video Blanking Control Signal for SD Only.
Video Horizontal Sync Control Signal for SD Only.
Video Vertical Sync Control Signal for SD Only.
SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved progressive scan
data. The LSB is set up on Pin Y0. For 8-bit data input, LSB is set up on Y2.
Progressive Scan/HDTV Input Port 4:4:4 Input Mode. This port is used for the Cb[Blue/U] data.
The LSB is set up on pin C0. For 8-bit data input, LSB is set up on C2.
SD or Progressive Scan/HDTV Input Port for Cr[Red/V] data in 4:4:4 input mode. LSB is set up
on pin S0. For 8-bit data input, LSB is set up on S2.
This input resets the on-chip timing generator and sets the ADV7310/ADV7311 into default register
setting. RESET is an active low signal.
A 3040 resistor must be connected from this pin to AGND and is used to control the amplitudes
of the DAC outputs.
I2C Port Serial Interface Clock Input.
I2C Port Serial Data Input/Output.
TTL Address Input. This signal sets up the LSB of the I2C address. When this pin is tied low,
the I2C filter is activated, which reduces noise on the I2C interface.
Power Supply for Digital Inputs and Outputs.
Digital Power Supply.
Analog Power Supply.
Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
External Loop Filter for the Internal PLL.
Multifunctional Input. Real time control (RTC) input, timing reset input, subcarrier reset input.
This input pin must be tied high (VDD_IO) for the ADV7310/ADV7311 to interface over the I2C port.
Digital Input/Output Ground.
REV. A
–15–
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]