datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADV7188BSTZ View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7188BSTZ Multiformat SDTV Video Decoder with Fast Switch Overlay Support ADI
Analog Devices ADI
ADV7188BSTZ Datasheet PDF : 112 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7188
THERMAL SPECIFICATIONS
Table 4.
Parameter
Junction-to-Case Thermal Resistance
Junction-to-Ambient Thermal Resistance (Still Air)
Symbol
θJC
θJA
Test Conditions
4-layer PCB with solid ground plane
4-layer PCB with solid ground plane
Min Typ Max Unit
7.6
°C/W
38.1
°C/W
TIMING SPECIFICATIONS
AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V (operating temperature range, unless
otherwise noted).
Table 5.
Parameter1, 2
Symbol Test Conditions
Min Typ
Max Unit
SYSTEM CLOCK AND CRYSTAL
Nominal Frequency
28.63636
MHz
Frequency Stability
±50 ppm
I2C PORT3
T
SCLK Frequency
400 kHz
SCLK Minimum Pulse Width High t1
0.6
μs
SCLK Minimum Pulse Width Low t2
1.3
μs
Hold Time (Start Condition)
t3
0.6
μs
Setup Time (Start Condition)
t4
0.6
μs
SDA Setup Time
t5
100
ns
SCLK and SDA Rise Time
t6
300 ns
SCLK and SDA Fall Time
t7
300 ns
Setup Time for Stop Condition
t8
0.6
μs
RESET FEATURE
Reset Pulse Width
5
ms
CLOCK OUTPUTS
LLC1 Mark-Space Ratio
t9:t10
45:55
55:45 % duty cycle
LLC1 Rising to LLC2 Rising
t11
1
ns
LLC1 Rising to LLC2 Falling
t12
1
ns
DATA AND CONTROL OUTPUTS
Data Output Transitional Time4
t13
Data Output Transitional Time4
t14
Negative clock edge to start of valid data
(tACCESS = t10 − t13)
End of valid data to negative clock edge
(tHOLD = t9 + t14)
3.6 ns
2.4 ns
Propagation Delay to Hi-Z
t15
6
ns
Max Output Enable Access Time t16
7
ns
Min Output Enable Access Time t17
4
ns
1 Temperature range TMIN to TMAX is −40°C to +85°C. The minimum/maximum specifications are guaranteed over this range.
2 Guaranteed by characterization.
3 TTL input values are 0 V to 3 V, with rise/fall times 3 ns, measured between the 10% and 90% points.
4 SDP timing figures obtained using default drive strength value (0xD5) in Register 0xF4.
Rev. A | Page 7 of 112
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]