datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADV7181DWBCPZ View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7181DWBCPZ 10-Bit, 10-Channel, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer ADI
Analog Devices ADI
ADV7181DWBCPZ Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7181D
Data Sheet
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V, nominal input range = 1.6 V. TMIN
to TMAX = −40°C to +85°C, unless otherwise noted. The minimum and maximum specifications are guaranteed over this temperature range.
Table 1.
Parameter1
Symbol Test Conditions/Comments
Min
STATIC PERFORMANCE2, 3
Resolution (Each ADC)
N
Integral Nonlinearity
INL
BSL at 27 MHz (10-bit level)
BSL at 54 MHz (10-bit level)
BSL at 74 MHz (10-bit level)
Differential Nonlinearity
DNL
At 27 MHz (10-bit level)
At 54 MHz (10-bit level)
At 74 MHz (10-bit level)
DIGITAL INPUTS
Input High Voltage4
VIH
2
HS_IN, VS_IN low trigger mode
0.7
Input Low Voltage5
VIL
HS_IN, VS_IN low trigger mode
Input Current
IIN
−10
Input Capacitance6
CIN
DIGITAL OUTPUTS
Output High Voltage7
VOH
ISOURCE = 0.4 mA
2.4
Output Low Voltage7
VOL
ISINK = 3.2 mA
High Impedance Leakage Current ILEAK
Pin 1
All other output pins
Output Capacitance6
COUT
POWER REQUIREMENTS6
Digital Core Power Supply
DVDD
1.65
Digital I/O Power Supply
DVDDIO
3.0
PLL Power Supply
PVDD
1.71
Analog Power Supply
AVDD
3.15
Digital Core Supply Current
IDVDD
CVBS input sampling at 54 MHz
Graphics RGB sampling at 75 MHz
SCART RGB FB sampling at 54 MHz
Digital I/O Supply Current
IDVDDIO
CVBS input sampling at 54 MHz
Graphics RGB sampling at 75 MHz
PLL Supply Current
IPVDD
CVBS input sampling at 54 MHz
Graphics RGB sampling at 75 MHz
Analog Supply Current8
IAVDD
CVBS input sampling at 54 MHz
Graphics RGB sampling at 75 MHz
SCART RGB FB sampling at 54 MHz
Power-Down Current
IPWRDN
Green Mode Power-Down
IPWRDNG
Synchronization bypass function
Power-Up Time
tPWRUP
Typ
Max
Unit
10
Bits
±0.6
±2.5
LSB
−0.6/+0.7
LSB
±1.4
LSB
−0.2/+0.25 −0.99/+2.5 LSB
−0.2/+0.25
LSB
±0.9
LSB
V
V
0.8
V
0.3
V
+10
μA
10
pF
V
0.4
V
60
μA
10
μA
20
pF
1.8
2.0
V
3.3
3.6
V
1.8
1.89
V
3.3
3.45
V
105
mA
90
mA
106
mA
4
mA
38
mA
11
mA
12
mA
99
mA
166
mA
200
mA
2.25
mA
16
mA
20
ms
1 All specifications are obtained using the Analog Devices, Inc., recommended programming scripts.
2 All ADC linearity tests performed at input range of full scale − 12.5% and at zero scale + 12.5%.
3 Maximum INL and DNL specifications obtained with part configured for component video input.
4 To obtain specified VIH level on Pin 22, program Register 0x13 (WO) with a value of 0x04. If Register 0x13 is programmed with a value of 0x00, then VIH on Pin 22 is 1.2 V.
5 To obtain specified VIL level on Pin 22, program Register 0x13 (WO) with a value of 0x04. If Register 0x13 is programmed with a value of 0x00, then VIL on Pin 22 is 0.4 V.
6 Guaranteed by characterization.
7 VOH and VOL levels obtained using default drive strength value (0xD5) in Register Subaddress 0xF4.
8 For CVBS current measurements only, ADC0 is powered up. For RGB current measurements only, ADC0, ADC1, and ADC2 are powered up. For SCART FB current
measurements, all four ADCs are powered up.
Rev. 0 | Page 4 of 24
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]