datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7181C View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7181C Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
ADV7181C
OUTLINE DIMENSIONS
0.75
0.60
0.45
1.60
MAX
12.20
12.00 SQ
11.80
64
1
PIN 1
49
48
1.45
1.40
1.35
0.15
0.05
SE ATING
PLANE
0.20
0.09
3.5°
0.08
COPLANARITY
VIEW A
ROTATED 90° CCW
TOP VIEW
(PINS DOWN)
16
17
VIEW A
0.50
BSC
LEAD PITCH
33
32
0.27
0.22
0.17
COMPLIANT TO JEDEC STANDARDS MS-026-BCD
Figure 6. 64-Lead Low Profile Quad Flat Package [LQFP]
(ST-64)
Dimensions shown in millimeters
10.20
10.00 SQ
9.80
PIN 1
INDICATOR
9.00
BSC SQ
TOP VIEW
0.60
MAX
0.60 MAX
49
48
64 1
PIN 1
INDICATOR
8.75
BSC SQ
0.50
BSC
EXPOSED PAD
(BOTTOM VIEW)
7.25
7.10 SQ
6.95
1.00 12° MAX
0.85
0.80
SEATING
PLANE
ORDERING GUIDE
Model
ADV7181CBCPZ1
ADV7181CBCPZ-REEL1
ADV7181CBSTZ1
ADV7181CBSTZ-REEL1
ADV7181WBCPZ1
ADV7181WBCPZ-REEL1
ADV7181WBSTZ1
ADV7181WBSTZ_REEL1
1 Z = RoHS Compliant Part.
0.50
0.40
33
32
0.30
0.80 MAX
0.65 TYP
0.30
0.23
0.18
0.05 MAX
0.02 NOM
0.20 REF
7.50
REF
16
17
0.25 MIN
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
COMPLIANT TO JEDEC STANDARDS MO-220-VMMD-4
Figure 7. 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
9 mm × 9 mm Body, Very Thin Quad (CP-64-3)
Dimensions shown in millimeters
Temperature Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
Package Description
64–Lead LFCSP_VQ
64-Lead LFCSP_VQ
64 –Lead LQFP
64–Lead LQFP
64-Lead LFCSP_VQ
64-Lead LFCSP_VQ
64–Lead LQFP
64 –Lead LQFP
Package Option
CP-64-3
CP-64-3
ST-64
ST-64
CP-64-3
CP-64-3
ST-64
ST-64
Rev. 0 | Page 19 of 20
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]