datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADV7123KSTZ140 View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7123KSTZ140 CMOS, 330 MHz Triple 10-Bit High Speed Video DAC ADI
Analog Devices ADI
ADV7123KSTZ140 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7123
3.3 V SPECIFICATIONS
VAA = 3.0 V to 3.6 V, VREF = 1.235 V, RSET = 560 Ω, CL = 10 pF. All specifications TMIN to TMAX,1 unless otherwise noted, TJ MAX = 110°C.
Table 2.
Parameter2
STATIC PERFORMANCE
Resolution (Each DAC)
Integral Nonlinearity (BSL)
Differential Nonlinearity
DIGITAL AND CONTROL INPUTS
Input High Voltage, VIH
Input Low Voltage, VIL
Input Current, IIN
PSAVE Pull-Up Current
Input Capacitance, CIN
ANALOG OUTPUTS
Output Current
DAC-to-DAC Matching
Output Compliance Range, VOC
Output Impedance, ROUT
Output Capacitance, COUT
Offset Error
Gain Error3
VOLTAGE REFERENCE, EXTERNAL
Reference Range, VREF
VOLTAGE REFERENCE, INTERNAL
Voltage Reference, VREF
POWER DISSIPATION
Digital Supply Current4
Analog Supply Current
Standby Supply Current
Power Supply Rejection Ratio
Min Typ
Max Unit
Test Conditions1
10
Bits
−1 +0.5 +1
LSB
−1
+0.25 +1
LSB
RSET = 680 Ω
RSET = 680 Ω
RSET = 680 Ω
2.0
0.8
−1
20
10
V
V
+1
μA
μA
pF
VIN = 0.0 V or VDD
2.0
2.0
1.0
0
70
10
0
0
26.5 mA
Green DAC, SYNC = high
18.5 mA
RGB DAC, SYNC = low
%
1.4 V
pF
0
% FSR Tested with DAC output = 0 V
% FSR FSR = 17.62 mA
1.12 1.235 1.35 V
1.235
V
2.2
5.0 mA
fCLK = 50 MHz
6.5
12.0 mA
fCLK = 140 MHz
11
15
mA
fCLK = 240 MHz
16
mA
fCLK = 330 MHz
67
72
mA
RSET = 560 Ω
8
mA
RSET = 4933 Ω
2.1
5.0 mA
PSAVE = low, digital, and control inputs at VDD
0.1
0.5 %/%
1 Temperature range TMIN to TMAX: −40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz.
2 These maximum/minimum specifications are guaranteed by characterization to be over the 3.0 V to 3.6 V range.
3 Gain error = {(Measured (FSC)/Ideal (FSC) − 1) × 100}, where Ideal = VREF/RSET × K × (0x3FFH) and K = 7.9896.
4 Digital supply is measured with a continuous clock that has data input corresponding to a ramp pattern and with an input level at 0 V and VDD.
Rev. D | Page 4 of 24
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]