datasheetbank_Logo   búsqueda de Hoja de datos y gratuito Fichas de descarga
Número de pieza  

ADV7180WBCPZ-REEL Ver la hoja de datos (PDF) - Analog Devices

Número de piezacomponentes Descripciónfabricante
ADV7180WBCPZ-REEL 10-Bit, 4× Oversampling SDTV Video Decoder ADI
Analog Devices ADI
ADV7180WBCPZ-REEL Datasheet PDF : 120 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
Data Sheet
1
NVBEGSIGN
0
ADVANCE BEGIN OF
VSYNC BY NVBEG[4:0]
DELAY BEGIN OF
VSYNC BY NVBEG[4:0]
NOT VALID FOR USER
PROGRAMMING
ODD FIELD?
YES
NO
NVBEGDELO
1
0
ADDITIONAL
DELAY BY
1 LINE
NVBEGDELE
0
1
ADDITIONAL
DELAY BY
1 LINE
VSBHO
1
0
ADVANCE BY
0.5 LINE
VSBHE
0
1
ADVANCE BY
0.5 LINE
VSYNC BEGIN
Figure 38. NTSC VSYNC Begin
NVBEGDELO, NTSC VSYNC Begin Delay on Odd Field,
Address 0xE5[7]
When NVBEGDELO is 0 (default), there is no delay.
Setting NVBEGDELO to 1 delays VSYNC going high on an odd
field by a line relative to NVBEG.
NVBEGDELE, NTSC VSYNC Begin Delay on Even Field,
Address 0xE5[6]
When NVBEGDELE is 0 (default), there is no delay.
Setting NVBEGDELE to 1 delays VSYNC going high on an
even field by a line relative to NVBEG.
NVBEGSIGN, NTSC VSYNC Begin Sign, Address 0xE5[5]
Setting NVBEGSIGN to 0 delays the start of VSYNC. Set for
user manual programming.
Setting NVBEGSIGN to 1 (default) advances the start of
VSYNC (not recommended for user programming).
NVBEG[4:0], NTSC VSYNC Begin, Address 0xE5[4:0]
The default value of NVBEG is 00101, indicating the NTSC
VSYNC begin position.
ADV7180
For all NTSC/PAL VSYNC timing controls, both the V bit in
the AV code and the VSYNC signal on the VS pin are modified.
1
NVENDSIGN
0
ADVANCE END OF
VSYNC BY NVEND[4:0]
DELAY END OF VSYNC
BY NVEND[4:0]
NOT VALID FOR USER
PROGRAMMING
ODD FIELD?
YES
NO
NVENDDELO
1
0
ADDITIONAL
DELAY BY
1 LINE
NVENDDELE
0
1
ADDITIONAL
DELAY BY
1 LINE
VSEHO
1
0
ADVANCE BY
0.5 LINE
VSEHE
0
1
ADVANCE BY
0.5 LINE
VSYNC END
Figure 39. NTSC VSYNC End
NVENDDELO, NTSC VSYNC End Delay on Odd Field,
Address 0xE6[7]
When NVENDDELO is 0 (default), there is no delay.
Setting NVENDDELO to 1 delays VSYNC from going low on
an odd field by a line relative to NVEND.
NVENDDELE, NTSC VSYNC End Delay on Even Field,
Address 0xE6[6]
When NVENDDELE is set to 0 (default), there is no delay.
Setting NVENDDELE to 1 delays VSYNC from going low on an
even field by a line relative to NVEND.
NVENDSIGN, NTSC VSYNC End Sign, Address 0xE6[5]
Setting NVENDSIGN to 0 (default) delays the end of VSYNC.
Set for user manual programming.
Setting NVENDSIGN to 1 advances the end of VSYNC (not
recommended for user programming).
Rev. G | Page 49 of 120
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Política De Privacidad ]