datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7180KST48Z View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7180KST48Z
ADI
Analog Devices ADI
ADV7180KST48Z Datasheet PDF : 120 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
ADV7180
GLOBAL STATUS REGISTER
Four registers provide summary information about the video
decoder. The IDENT register allows the user to identify the
revision code of the ADV7180. The other three registers (0x10,
0x12, and 0x13) contain status bits from the ADV7180.
IDENTIFICATION
IDENT[7:0], Address 0x11[7:0]
This is the register identification of the ADV7180’s revision.
Table 19 describes the various versions of the ADV7180.
Table 19. IDENT CODE
IDENT[7:0] Description
0x1B1
0x1C1
Initial release silicon
Improved ESD and PDC fix
0x1E
48-lead and 32-lead devices only
1 64-lead and 40-lead models only.
STATUS 1
Status 1[7:0], Address 0x10[7:0]
This read-only register provides information about the internal
status of the ADV7180.
See the CIL[2:0], Count Into Lock, Address 0x51[2:0] section
and the COL[2:0], Count Out of Lock, Address 0x51[5:3]
section for details on timing.
Depending on the setting of the FSCLE bit, the Status Register 0
and Status Register 1 are based solely on horizontal timing
information or on the horizontal timing and lock status of
the color subcarrier. See the FSCLE, fSC Lock Enable, Address
0x51[7] section.
AUTODETECTION RESULT
AD_RESULT[2:0], Address 0x10[6:4]
The AD_RESULT[2:0] bits report back on the findings from the
ADV7180 autodetection block. See the General Setup section for
more information on enabling the autodetection block and the
Autodetection of SD Modes section for more information on
how to configure it.
Table 20. AD_RESULT Function
AD_RESULT[2:0]
Description
000
NTSC M/J
001
NTSC 4.43
010
PAL M
011
PAL 60
100
PAL B/G/H/I/D
101
SECAM
110
PAL Combination N
111
SECAM 525
Data Sheet
Table 21. Status 1 Function
Status 1[7:0] Bit Name
0
IN_LOCK
1
LOST_LOCK
2
FSC_LOCK
3
FOLLOW_PW
4
AD_RESULT[0]
5
AD_RESULT[1]
6
AD_RESULT[2]
7
COL_KILL
Description
In lock (now)
Lost lock (since last read of
this register)
fSC locked (now)
AGC follows peak white
algorithm
Result of autodetection
Result of autodetection
Result of autodetection
Color kill active
STATUS 2
Status 2[7:0], Address 0x12[7:0]
Table 22. Status 2 Function
Status 2[7:0] Bit Name
0
MVCS DET
1
MVCS T3
2
MV PS DET
3
MV AGC DET
4
LL NSTD
5
FSC NSTD
6
Reserved
7
Reserved
Description
Detected Macrovision color
striping
Macrovision color striping
protection; conforms to Type 3
if high, Type 2 if low
Detected Macrovision pseudo-
sync pulses
Detected Macrovision AGC
pulses
Line length is nonstandard
fSC frequency is nonstandard
STATUS 3
Status 3[7:0], Address 0x13[7:0]
Table 23. Status 3 Function
Status 3[7:0] Bit Name
0
INST_HLOCK
1
GEMD
2
SD_OP_50Hz
3
Reserved
4
FREE_RUN_ACT
5
STD FLD LEN
6
Interlaced
7
PAL_SW_LOCK
Description
Horizontal lock indicator
(instantaneous)
Gemstar detect
Flags whether 50 Hz or 60 Hz is
present at output
Reserved for future use
ADV7180 outputs a blue
screen (see the DEF_VAL_EN,
Default Value Enable,
Address 0x0C[0] section)
Field length is correct for
currently selected video
standard
Interlaced video detected
(field sequence found)
Reliable sequence of
swinging bursts detected
Rev. G | Page 24 of 120
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]