datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7180WBSTZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7180WBSTZ Datasheet PDF : 120 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Data Sheet
48-LEAD LQFP
ADV7180
48 47 46 45 44 43 42 41 40 39 38 37
DGND 1
DVDDIO 2
SFL 3
DVDDIO 4
GPO1 5
GPO0 6
P7 7
P6 8
P5 9
P4 10
P3 11
P2 12
PIN 1
ADV7180
LQFP
TOP VIEW
(Not to Scale)
36 AIN6
35 AIN5
34 AIN4
33 AIN3
32 AGND
31 AVDD
30 VFEFN
29 VREFP
28 AGND
27 AIN2
26 AIN1
25 PVDD
NC = NO CONNECT 13 14 15 16 17 18 19 20 21 22 23 24
Figure 11. 48-Lead LQFP Pin Configuration
Table 12. 48-Lead LQFP Pin Function Descriptions
Pin No.
Mnemonic Type Description
1, 13, 19, 43
DGND
G
Digital Ground.
2, 4
DVDDIO
P
Digital I/O Supply Voltage (1.8V to 3.3 V).
3
SFL
O
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder.
5, 6, 41, 42
GPO0 to GPO3 O
General-Purpose Outputs. These pins can be configured via I2C to allow control of external devices.
7 to 12, 20, 22
P7 to P2, P1, P0 O
Video Pixel Output Port. See Table 100 for output configuration for 8-bit and 16-bit modes.
14
LLC
O
This is a line-locked output clock for the pixel data output by the ADV7180. It is nominally
27 MHz but varies up or down according to video line length.
15, 48
NC
No Connect Pins. These pins are not connected internally.
16
XTAL1
O
This pin should be connected to the 28.6363 MHz crystal or left as a no connect if an external 1.8 V,
28.6363 MHz clock oscillator source is used to clock the ADV7180. In crystal mode, the crystal
must be a fundamental crystal.
17
XTAL
I
This is the input pin for the 28.6363 MHz crystal, or this pin can be overdriven by an external 1.8 V,
28.6363 MHz clock oscillator source. In crystal mode, the crystal must be a fundamental crystal.
18, 44
DVDD
P
Digital Supply Voltage (1.8 V).
21
PWRDWN
I
A logic low on this pin places the ADV7180 in power-down mode.
23, 28, 32
AGND
G
Analog Ground.
24
25
26, 27, 33 to 36
29
30
31
37
38
39
40
45
46
47
ELPF
PVDD
AIN1 to AIN6
VREFP
VREFN
AVDD
RESET
ALSB
SDATA
SCLK
VS/FIELD
INTRQ
HS
I
The recommended external loop filter must be connected to the ELPF pin, as shown in Figure 57.
P
PLL Supply Voltage (1.8 V).
I
Analog Video Input Channels.
O
Internal Voltage Reference Output. See Figure 57 for recommended output circuitry.
O
Internal Voltage Reference Output. See Figure 57 for recommended output circuitry.
P
Analog Supply Voltage (1.8 V).
I
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to reset
the ADV7180 circuitry.
I
This pin selects the I2C address for the ADV7180. For ALSB set to Logic 0, the address selected
for a write is 0x40; for ALSB set to Logic 1, the address selected is 0x42.
I/O I2C Port Serial Data Input/Output Pin.
I
I2C Port Serial Clock Input. The maximum clock rate is 400 kHz.
O
Vertical Synchronization Output Signal/Field Synchronization Output Signal.
O
Interrupt Request Output. Interrupt occurs when certain signals are detected on the input video
(see Table 108).
O
Horizontal Synchronization Output Signal.
Rev. G | Page 17 of 120
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]